A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter

Similar documents
Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

COMPARISON OF GRID CONNECT MULTI-LEVEL INVERTER

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE

Development of Multilevel Inverters for Control Applications

A SOLUTION TO BALANCE THE VOLTAGE OF DC-LINK CAPACITOR USING BOOST CONVERTER IN DIODE CLAMPED MULTILEVEL INVERTER

International Journal of Advance Engineering and Research Development

Switching Angles and DC Link Voltages Optimization for. Multilevel Cascade Inverters

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

Reduction in Total Harmonic Distortion Using Multilevel Inverters

A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM

APPLICATION OF SVPWM TECHNIQUE TO THREE LEVEL VOLTAGE SOURCE INVERTER

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Reduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters

Harmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter

A New Multilevel Inverter Topology with Reduced Number of Power Switches

A Power Electronic Transformer (PET) fed Nine-level H-Bridge Inverter for Large Induction Motor Drives

New Topology of Cascaded H-Bridge Multilevel Inverter

PF and THD Measurement for Power Electronic Converter

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK

A Comparative Study of SPWM on A 5-Level H-NPC Inverter

15-LEVEL CASCADE MULTILEVEL INVERTER USING A SINGLE DC SOURCE ABSTRACT

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Speed Control of Induction Motor using Multilevel Inverter

CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM

SEVERAL static compensators (STATCOM s) based on

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

Analysis of switched inductor Z-source modified cascaded H-Bridge multilevel inverter

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES

Simulation and Experimental Results of 7-Level Inverter System

Implementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement

Multilevel Inverter Based Statcom For Power System Load Balancing System

A Space Vector PWM Scheme for Three level Inverters Based on Two-Level Space Vector PWM D. Sandhya Rani

A Generalized Multilevel Inverter Topology with Self Voltage Balancing

Implementation of a Low Cost PWM Voltage Source Multilevel Inverter

MULTILEVEL pulsewidth modulation (PWM) inverters

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3

Multilevel Inverters for Large Automotive Electric Drives

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

Seven-level cascaded ANPC-based multilevel converter

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

DC Link Capacitor Voltage Balance and Neutral Point Stabilization in Diode Clamped Multi Level Inverter

Control Strategies for a Hybrid Seven-level Inverter

A hybrid multilevel inverter topology for drive applications

DWINDLING OF HARMONICS IN CML INVERTER USING GENETIC ALGORITHM OPTIMIZATION

Simulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink

Hybrid PWM switching scheme for a three level neutral point clamped inverter

THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques

A NOVEL APPROACH TO ENHANCE THE POWER QUALITY USING CMLI BASED CUSTOM POWER DEVICES

Harmonic Reduction in Induction Motor: Multilevel Inverter

Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique

Speed control of Induction Motor drive using five level Multilevel inverter

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

HIGH-LEVEL MULTI-STEP INVERTER OPTIMIZATION, USING A MINIMUM NUMBER OF POWER TRANSISTORS.

Hybrid Modulation Techniques for Multilevel Inverters

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

A Comparative Study of Different Topologies of Multilevel Inverters

Intelligence Controller for STATCOM Using Cascaded Multilevel Inverter

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

Study of five level inverter for harmonic elimination

Three-Level Shunt Active Filter Compensating Harmonics and Reactive Power

Size Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM

SHE-PWM switching strategies for active neutral point clamped multilevel converters

Regular paper. Evolutionary Computing Based Area Integration PWM Technique for Multilevel Inverters

International Journal Of Engineering And Computer Science ISSN: Volume 2 Issue 12 December, 2013 Page No Abstract

Five-level active NPC converter topology: SHE- PWM control and operation principles

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

COMPARATIVE ANALYSIS OF SELECTIVE HARMONIC ELIMINATION OF MULTILEVEL INVERTER USING GENETIC ALGORITHM

International Journal of Scientific & Engineering Research, Volume 4, Issue 5, May ISSN

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches

Comparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

ECEN 613. Rectifier & Inverter Circuits

New model multilevel inverter using Nearest Level Control Technique

THD Minimization in Cascade Multi-level Inverters with a Few DC Sources and Optimum Voltage Levels

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Hybrid Five-Level Inverter using Switched Capacitor Unit

PERFORMANCE EVALUATION OF MULTILEVEL INVERTER BASED ON TOTAL HARMONIC DISTORTION (THD)

AN IMPROVED MODULATION STRATEGY FOR A HYBRID MULTILEVEL INVERTER

Hybrid Modulation Switching Strategy for Grid Connected Photovoltaic Systems

THD Minimization in Single Phase Symmetrical Cascaded Multilevel Inverter Using Programmed PWM Technique

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB

Efficient Choice of a Multilevel Inverter for Integration on a Hybrid Wind-Solar Power Station

Reduction of Harmonics and Torque Ripples of BLDC Motor by Cascaded H-Bridge Multi Level Inverter Using Current and Speed Control Techniques

Optimum Harmonic Reduction With a Wide Range of Modulation Indexes for Multilevel Converters

Transcription:

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Applied Power Electronics Laboratory, Department of Electrotechnics, University of Sciences and Technology of Oran, BP 1505 El Mnaouar (31000 Oran), Algeria, Fax: +213 41421581 Dr. Azeddine DRAOU, Senior member IEEE, adraou@yahoo.com Abstract The emergence of multilevel converters has been in increase since the last decade. These new types of converters are suitable for high voltage and high power application due to their ability to synthesize waveforms with better harmonic spectrum. Numerous topologies have been introduced and widely studied for utility and drive applications. Amongst these topologies, the multilevel cascaded inverter was introduced in Static Var compensation and drive systems. This paper investigates several control techniques applied to the Multilevel Cascaded Inverter in order to ensure an efficient voltage utilization and better harmonic spectrum. A modelling and control strategy of a single phase Multilevel Cascaded Inverter is also investigated. Computer simulation results using Matlab program are reported and discussed together with a comparative study of the different control techniques of multilevel cascaded inverter. Moreover, experimental results are carried out on a scaled down prototype to prove the effectiveness of the proposed analysis. Keywords PWM, Multilevel inverter, Cascaded, NPC, Harmonics http://ljs.academicdirect.org 42

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Introduction Recently the multilevel pulse width modulation (PWM) converter topology has drawn tremendous interest in the power industry since it can easily provide the high power required for high power applications for such uses as static VAR compensation, active power filters, and so that large motors can also be controlled by high power adjustable frequency drives Ref. [1,2]. The multilevel voltage source inverters unique structure allows them to reach high voltages with low harmonics without the use of transformers or series connected synchronized switching devices, a benefit that many contributors have been trying to appropriate for high voltage, high power applications. The general structure of the multilevel converter which has a multiple of the usual six switches found in a three-phase inverter is to synthesize a sinusoidal voltage from several levels of voltages, typically obtained from capacitor voltage sources Ref. [3]. The main motivation for such converters is that current is shared among these multiple switches, allowing a high converter power rating than the individual switch VA rating would otherwise allow with low harmonics. As the number of levels increases, the synthesized output waveform, a staircase wave like, approaches a desired waveform with decreasing harmonic distortion, approaching zero as the number of levels increases Ref. [4,6]. There are roughly three main types of transform less multilevel inverter topologies, which have been studied and received considerable interest from high power inverter system manufacturers: the flying capacitor inverter, the diode clamped inverter and the cascaded H- bridge inverter in Ref. [5,9]. The detailed overview and comparison of characteristics, and their implementation issues are given in our chapter in Ref. [10]. All share the same property, which is that the output filter can be dramatically reduced, and the usual bandwidth limit induced by the switching frequency can be reconsidered. Among these inverter topologies, the flying capacitor inverter is difficult to be realized because each capacitor must be charged with different voltages as the voltage level increases Ref. [7]. Moreover, the clamped inverter, also known as a neutral clamped converter in Ref. [1] is difficult to be expanded to multilevel because of the natural problem of the DC link voltage unbalancing. It consists of two capacitor voltages in series and uses the centre tap as the 43

neutral. Each phase leg of the three level converters has two pairs of switching devices in series. The centre of each device pair is clamped to the neutral through clamping diodes. The waveform obtained from the three level converters is a quasi-square wave output. Though the cascaded has the disadvantage to need separate dc sources, the modularised circuit layout and package are possible and the problem of the dc link voltage unbalancing does not occur, thus easily expanded to multilevel. Due to these advantages, the cascaded inverter bridge has been widely applied to such applications as HVDC, SVC, stabilizer, high power motor drive and so on. This topology of inverter is suitable for high voltage and high power inversion because to its ability to synthesize waveforms with better harmonic spectrum and low switching frequency Ref. [9]. This paper will investigate several control techniques applied to the multilevel cascaded inverter in order to ensure an efficient voltage utilization and better harmonic spectrum [8]. Computer simulation results with MatLab will be presented and discussed together with a comparative study of the different control techniques Ref. [11]. Moreover, the mathematical model of a 7 level single phase multilevel cascaded inverter is carried out using the well know mathematical model of the single phase full bridge inverter. A laboratory experimental prototype of 3 kw has been designed and constructed and tested. Some experimental results are also included in this paper for completeness. Modelling of the Multilevel Cascaded Inverter Figure 1 represents the structure of a three phase cascaded type converter with separate DC sources, it shows an example of an 11 level cascaded inverter composed of five full bridge inverters connected in series on each phase.. This type of converter does not need any transformer nor clamping diodes nor flying capacitors, each bridge converter generate three levels of voltages: E, 0, and E, for a three phase configuration the cascaded converters can be connected in star or delta. It has the advantages of using fewer components and having a simple control since the converters present the same structure. And just for completeness Fig. 2 is added which shows the power circuit of a 7 level cascaded inverter composed of three full bridge inverters connected in series on each phase. 44

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter For each full bridge inverter the output voltage is given by [5] : Voi= ( S1 i S2i) (1) And the input dc current is: Idci Ia( S1 i S2i ) = (2) where: i =1 5 (number of full bridge inverters employed) for the 11 level cascaded type and i =1 3 (number of full bridge inverters employed) for the 7 level type. I a is the output current of the cascaded inverter. S 1i and S 2i are the upper switch of each full bridge inverter. Now the output voltage of each phase of the multilevel cascaded inverter is given by: = n Von Voi i= 1 (3) VAN VBN VCN N Figure 1. Power circuit of 11 level cascaded inverter 45

V 1 V 2 V AB V 3 Figure 2. Power circuit of a 7 level single phase cascaded inverter Control Techniques Used For the Multilevel Cascaded Inverter Control strategies for the 11-th level inverter topology Shift PWM technique This technique uses a number of wave carriers equal to the number of full bridge inverters employed in the cascaded inverter structure shifted by 1/(5.fc), where 1/fc is the period of carrier reference [4]. In this technique the frequency modulation index is always multiple of three to have a symmetry in the output voltages. Fig. 3 shows The SPWM technique for the 11-th level cascaded inverter and the output voltage is depicted in Fig. 4. Fig. 5 shows the output voltage spectrum of the 11-th level cascaded inverter for different frequency modulation index m f. In three phase system the frequency modulation index is defined as: f f m f = c, with m f =3, 6, 9,. (4) s 46

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Figure 3. 11 level cascaded inverter shift Figure 4. Line to neutral output voltage PWM for m f =3 of 11 level technique cascaded inverter 47

Figure 5. Output voltage spectrum of 11 level cascaded inverter for m f =3, 6, 9, 12 Sinusoidal Natural PWM (SNPWM) technique Sinusoidal pulse width modulation is one of the primitive technique which was expanded to the multilevel (here 11 level) cascaded inverter as shown in Fig. 6. Figure 6. References and carriers 48

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Fig. 7 shows the output voltage with SNPWM technique for m f =3 and n=5 for the same 11 level inverter. Figure 7. Line to neutral output voltage waveforms Fig. 8 shows that for the same m f, the output voltage spectrum of SPWM technique is better than that of SNPWM technique. The SNPWM can be used for very high power application which needs low stress on power devices as IGBTs. Figure 8. Output voltage spectrum of both PWM technique for m f = 3. 49

Programmed PWM technique Programmed PWM technique allows the elimination of selected number of harmonics. This method is used because it optimises a particular objective function such as to obtain minimum losses, reduced torque pulsations, selective elimination harmonics, and therefore is the most effective means of obtaining high performance results. With the equal amplitude of all dc sources, the expression of the amplitude of the fundamental and all harmonics contents are given by: m 4 H( α ) = cosn n ( α ) π n k= 1 k, for odd n (5) H( n α ) = 0, for even n (6) where is the dc voltage supply, and m is the number of dc source and α k is the optimized harmonic switching angles. The low-order surplus harmonics must be eliminated; therefore equation (5) shows that m-1 odd harmonics and m-1 non triplen odd harmonics can be eliminated. The parameters of the programmed PWM can be found by the resolution of the set of nonlinear equations given by equations (5) and (6). index (MI). Table.1 gives the switching angles of the programmed PWM for different modulation Table 1. Switching angles MI α 1 α 2 α 3 Α 4 α 5 0.5 36.68 50.19 65.39 82.69 91.25 0.6 35.34 46.95 58.57 72.61 87.83 0.7 34.37 44.62 54.14 65.37 77.91 0.8 22.34 39.27 52.68 59.31 70.96 Fig. 9 shows the output voltage with Programmed PWM technique for MI = 0.5, and fig. 10 illustrates the output line to line voltage spectrum for the same MI for the 11 level inverter. This control technique of multilevel cascaded inverter gives good performances and the output voltage spectrum is better when the number of full bridge inverter used increases. 50

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Figure 9. Line to neutral output voltage Figure 10. Output voltage spectrum 51

Control strategy for the7 level inverter topology The PWM technique which control the single phase cascaded inverter employs a number of wave carriers equal to the number of full bridge inverters used in this cascaded topology structure. In this PWM technique so-called Shift PWM, the carriers signal are shifted by 1/(3.fc), where 1/fc is the period of carrier reference [4], [5]. The parameters of SPWM technique are defined as amplitude modulation index m a and the frequency ratio m f : A m m a =, Ac f c m f = (7) f m where A m is the peak to peak amplitude of the reference or modulation waveform and f m is its frequency. f c is the frequency of the carrier signal. Figure 11 shows the SPWM technique for 7 level cascaded inverter for m a = 0.8 and m f = 2. Figure 11. SPWM Technique for a 7 level cascaded inverter 52

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Fig. 12 shows the output voltage of each full bridge inverter and the output voltage of the multilevel inverter for m a = 0.8 and m f = 2. Figure 12. Output voltages of a 7 level single phase cascaded inverter Simulation and Experimental Results To verify the modelling and analysis of the control techniques used for the multilevel cascaded inverter, a 3 kw prototype of a 7 level single phase cascaded inverter was built in laboratory as pictured in Fig. 13. Fig. 14, 15 and 16 show the output voltage of each full bridge inverter of the 7 level single phase multilevel cascaded inverter prototype for m a = 1 and m f = 2. Fig. 17 shows the output voltage of the 7 level single phase multilevel cascaded inverter. Fig. 18 and 19 show the output voltage of the 7 level multilevel cascaded inverter for m a = 1 and m f = 6 and m f = 12 respectively. 53

Figure 13. Experimental prototype of a 7 level single phase cascaded inverter Figure 14. Output voltage of the first full bridge inverter for m a = 1 and m f = 2 54

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Figure 15. Output voltage of the second full bridge inverter; m a = 1, m f = 2 Figure 16. Output voltage of the third full bridge inverter for m a = 1 and m f = 2 55

Figure 17. Output voltage of the 7 level single phase cascaded inverter; m a = 1, m f = 2 Figure 18. Output voltage of the 7 level single phase cascaded inverter; m a = 1, m f = 6 56

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Figure 19. Output voltage of the 7 level single phase cascaded inverter; m a = 1, m f = 12 Conclusions It has investigated the performance of various techniques in terms of output voltage spectrum. It is possible to obtain a satisfactory spectral performance with relatively low switching frequency. It has been shown that the SNPWM technique gives poor output voltage spectrum than the SPWM technique, but the programmed PWM is the best one for many applications that need high dynamic performance in high power application. Moreover, comparative simulation analysis between the different multilevel cascaded inverter control techniques is provided. It has also investigated the modelling and control of a 7 level single phase multilevel cascaded inverter. Finally, experimental results on a small prototype are reported to prove the effectiveness of this topology of inverter. 57

References 1. Nabae A., Takahashi I., Agaki H., A New Neutral-Point-Clamped PWM, Inverter, IEEE Transactions on Industry Applications, Vol. IA-17, No. 5, Sep.-Oct., 1981, p. 518-523. 2. Bhagwat P.M., Stefanovic V.R., Generalized Structure of a Multilevel PWM Inverter, IEEE Transactions on Industry Applications, Vol. IA-19, No. 6, Nov.-Dec., 1983, p. 1057-1069. 3. Enjiti P.N., Jakkli R., Optimal Power Control Strategies for Neutral Point Clamped (NPC) Inverter Topology, IEEE, Tran. Industry Application, vol. 28, no.3, May-June 1992, p. 558-566. 4. Gyugi L., Unified Power-Flow Control Concept for Flexible AC Transmission Systems, IEE. Proced. C, Vol. 139, No. 4, July 1992, p. 323-331. 5. Peng F.Z., Lai J.S., Multilevel Converters - A New Breed of Power Converters, IEEE Transactions on Industry Applications, Vol. 32, No. 3, May-June 1996, p. 509-517. 6. Joos G., Huang X., Ooi B.T., Direct-Coupled Multilevel Cascaded Series VAR Compensators, Proc. of IAS97, 1997, p. 1608-1615. 7. Hochgraf C., Lasseter R., Divan D., Lipo T.A., Comparison of Multilevel Inverters for Static Var Compensation, Proc. of IAS98, 1998, p. 921-928. 8. Toblert L.M., Peng F.Z., Habetler T.G., Multilevel PWM Methods al low Modulation Indices, APEC99, Dallas, Texas, March 14-18, p. 1032-1039. 9. Draou A., Benghanem M., Tahri A., Performance analysis of advanced Static VAR Compensator using three level inverter, Conf. Rec. IEEE/IECON99, USA, Nov. 1999. 10. Teodorescu R., Blaabjerg F., Pedersen J. K., Cengelci E., Sulistijo S.U., B. O. Woo and P. Enjeti, Multilevel Converters A survey, EPE99 Lausane, 1999. 11. Rashid M.H., Power Electronics handbook, Academic Press, Aug. 2001. 12. Tahri A., Draou A., Benghanem M., PWM Control Techniques for Multilevel cascaded Inverter, Second International conference on Electrical and Electronics Engineering, ELECO2001, Bursa, Turkey, 7-11 November 2001. 58