Oscillator Impact on PDV and Design of Packet Equipment Clocks. ITSF 2010 Peter Meyer

Similar documents
Raltron Electronics IEEE-1588 Products Overview

Measuring Time Error. Tommy Cook, CEO.

Stratum 3 Simplified Control Timing Modules (MSTM-S3-T2-FD)

Stratum 3 Simplified Control Timing Modules (MSTM-S3-T2NC)

Stratum 3E Timing Module (STM-S3E, 3.3V)

Synchronization System Performance Benefits of Precision MEMS TCXOs under Environmental Stress Conditions

When paired with a compliant TCXO or OCXO, the Si5328 fully meets the requirements set forth in G.8262/Y ( SyncE ), as shown in Table 1.

Power Matters. Time Interfaces. Adam Wertheimer Applications Engineer. 03 November Microsemi Corporation.

TDEV Then and Now. ITSF 2015 Edinburgh, Nov Marc Weiss. Kishan Shenoi. Jose. PAGE 1

MSTM-SEC1 Simplified Control Timing Module

Stratum 3 Timing Module STL-S3

Product Brief 82V3391

SCG4000 V3.0 Series Synchronous Clock Generators

Technical Introduction Crystal Oscillators. Oscillator. Figure 1 Block diagram crystal oscillator

INTERNATIONAL TELECOMMUNICATION UNION. Timing requirements of slave clocks suitable for use as node clocks in synchronization networks

MSTM-S3-T2 Stratum 3 Timing Module

SCG2000 Series Synchronous Clock Generators

INTERNATIONAL TELECOMMUNICATION UNION. SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Design objectives for digital networks

Table MHz TCXO Sources. AVX/Kyocera KT7050B KW33T

Enhanced PRTC G GNSS and Atomic Clocks Combined

Model 149 Stratum 3E, 9x14 mm OCXO

Parameter Conditions & Remarks Min Typical Max Unit. Warm up Steady 25 C Load Output to Ground pf

SERIES O: SPECIFICATIONS OF MEASURING EQUIPMENT Equipment for the measurement of digital and analogue/digital parameters

WSTS-2015 Tutorial Session

T1/E1/OC3 WAN PLL WITH DUAL

Assisted Partial Timing Support Metrics

ITU-T G /Y

ZL30100 T1/E1 System Synchronizer

time sync in ITU-T Q13/15: G.8271 and G

Tutorial: Quartz Crystal Oscillators & Phase- Locked Loops

Tests using Paragon-X, courtesy of

125 Series FTS125-CTV MHz GPS Disciplined Oscillators

ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

Testing Sync-E Wander to ITU-T G.8262

Parameter Conditions & Remarks Min Typical Max Unit C 3.3V V Warm up 2.5 Steady 25 C 1.

AN1057: Hitless Switching using Si534x/8x Devices

SM3E ULTRA MINIATURE STRATUM 3E MODULE

TIMING SOLUTIONS. System Synchronizing ICs with Analog PLL and Low Jitter Outputs. Global Timing Solutions for Over 50 Years

ABRIDGED DATA SHEET. DS Input, 14-Output, Single DPLL Timing IC with Sub-ps Output Jitter

DS Input, 8-Output, Dual DPLL Timing IC with Sub-ps Output Jitter

Assisted Partial Timing Support The Principles

AN905 EXTERNAL REFERENCES: OPTIMIZING PERFORMANCE. 1. Introduction. Figure 1. Si5342 Block Diagram. Devices include: Si534x Si5380 Si539x

Timing over packet networks

MT9046 T1/E1 System Synchronizer with Holdover

ZL30410 Multi-service Line Card PLL

TX-801 Temperature Compensated Crystal Oscillator

Can Constant Time Error (cte) be Measured? A Practical Approach to Understanding TE = cte + dte

TCXO Application vs. OCXO Application Dave Kenny

CONTRIBUTION TO T1 STANDARDS PROJECT ************************************************************************************************

125 Series FTS375 Disciplined Reference and Synchronous Clock Generator

IDT82V3010 FEATURES FUNCTIONAL BLOCK DIAGRAM T1/E1/OC3 TELECOM CLOCK GENERATOR WITH DUAL REFERENCE INPUTS

ZLAN-35 Applications of the ZL30406 and MT9046 SONET/SDH Linecard Solutions

PRODUCT SELECTION GUIDE Timing Modules Precision Crystal Oscillators Hi-Rel / COTS Oscillators

Optical Time Transfer (OTT): PoC Results and Next Steps

The all-in-one field sync tester

dpll1_hs_en DPLL2 ref ref DPLL1 sync fb_clk fb_fp Controller & State Machine dpll1_mod_sel1:0 slave_en Figure 1 - Block Diagram

Time and Frequency Measurements for Oscillator Manufacturers

Si5383/84 Rev D Data Sheet

Frequency Translator / Jitter Attenuator

SYNCHRONOUS ETHERNET WAN PLL IDT82V3358

ITU-T G.8272/Y.1367 (01/2015) Timing characteristics of primary reference time clocks

Ensuring Robust Precision Time: Hardened GNSS, Multiband, and Atomic Clocks. Lee Cosart WSTS 2018

82P33714 Datasheet. Highlights. Features. Applications. Synchronous Equipment Timing Source for Synchronous Ethernet

ETSI EN V1.1.1 ( )

ROBUST GPS-BASED SYNCHRONIZATION OF CDMA MOBILE NETWORKS

Silicon Laboratories Enters the Frequency Control Market

Delay Variation Simulation Results for Transport of Time-Sensitive Traffic over Conventional Ethernet

dpll_lock DPLL sync Controller & State Machine dpll_mod_sel Figure 1 - Block Diagram

GSM Transmitter Modulation Quality Measurement Option

SCG4540 Synchronous Clock Generators

Clocks, Oscillators, and PLLs An introduction to synchronization and timing in telecommunications

DS3106. Line Card Timing IC. General Description. Features. Applications. Simplified Functional Diagram. Ordering Information. Data Sheet April 2012

Advancements in Quartz Based Oscillator Technologies Advanced Timing for High Speed Connectivity

Model 7000 Series Phase Noise Test System

SYNCHRONOUS ETHERNET IDT WAN PLL IDT82V3380A

SYNCHRONOUS ETHERNET WAN PLL IDT82V3385

Clock Tree 101. by Linda Lua

ZL30416 SONET/SDH Clock Multiplier PLL

NMI's Role and Expertise in Synchronization Applications

Characterize Phase-Locked Loop Systems Using Real Time Oscilloscopes

Jitter analysis with the R&S RTO oscilloscope

PRELIMINARY. Logic: C = CMOS S = Sine Wave

MT9040 T1/E1 Synchronizer

ICS1885. High-Performance Communications PHYceiver TM. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

Jitter Measurements using Phase Noise Techniques

Correct Measurement of Timing and Synchronisation Signals - A Comprehensive Guide

PHYTER 100 Base-TX Reference Clock Jitter Tolerance

APPH6040B / APPH20G-B Specification V2.0

Product Data Sheet. PIN ASSIGNMENT (9 x 9 mm SMT) Loop Filter. M Divider. Mfin Div (1, 4, 8, 32) or ( 1, 4, 8, 16)

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

ZL30131 OC-192/STM-64 SONET/SDH/10GbE Network Interface Synchronizer

The all-in-one field sync tester

Crystals Oscillators Real-Time-Clocks Filters Precision Timing Magnetics Engineered Solutions

ZL30414 SONET/SDH Clock Multiplier PLL

Jurianto Joe. IDA UWB Seminar Feb. 25, 2003

Computing TIE Crest Factors for Telecom Applications

Chapter 6. Temperature Effects

1 Introduction: frequency stability and accuracy

OPEN BASE STATION ARCHITECTURE INITIATIVE

ZL30415 SONET/SDH Clock Multiplier PLL

Transcription:

Oscillator Impact on PDV and Design of Packet Equipment Clocks ITSF 2010 Peter Meyer peter.meyer@zarlink.com

Protocol Layer Synchronization When deployed and inter-connected within the packet network the packet equipment clocks will allow frequency, phase and time to be transferred over the packet network Different types of packet equipment clocks (PEC) PEC-M the input is physical timing and the output is packet timing signal PEC-B the input is a packet timing signal and the output is a packet timing signal PEC-S the input is a packet timing signal and the output is a physical timing signal PRS/PRC PRTC PEC-B PEC-B PEC-B PEC-B PEC-M PEC-B PEC-B PEC-B PEC-S [Page 2]

Frequency & Time Transfer over PSN Two approaches A PSN may be inserted between the server and client, that is not aware of protocol layer synchronization packets (e.g. IEEE 1588-2008) The PSN has on-path support where each switch / router is aware of protocol layer synchronization packets (e.g. IEEE 1588-2008) [Page 3]

PEC Model & Generic Requirements

Protocol Layer EC Functional Model ITU-T G.8263 (draft) Annex includes a functional model of a PEC-S packet-based clock Local reference PEC-S PEC differs from traditional EC with introduction of a packet selection block has been included Packet Timing Signal Packet Selection Time Scale Comparator Low Pass filter Local Time scale Oscillator Output Clock The PLL filters the network wander with a low pass filter This means the PLL acts as a high pass filter for the local XO [Page 5]

PEC-S Functional Model: Packet Selection & Low Pass Filter Goal of the packet selection block is to select from all the input packets to the packet equipment clock a certain subset that are the least affected by the packet switched network These packets would thus best reflect the timing signal at the transmitter Both the packet selection block and the low pass filter function to remove noise from the packet timing signal to faithfully re-create the timing source The cleaned timing signal can then be used to discipline the local oscillator Eliminate Noise from Packet Timing Signal [Page 6]

Equipment Clock Specifications Definition of EC Jitter & Wander Generation Jitter & Wander Transfer Jitter & Wander Tolerance Holdover Transients Freerun Oscillator dominant factor in meeting parts of the specification Wander Generation (both MTIE & TDEV) Holdover Stability (both constant & variable temperature) Freerun Accuracy Packet EC Model [Page 7]

Oscillator-Dependent EC Characteristics Wander Generation The amount of wander generated by the EC when locked to an ideal reference Oscillator noise measured in the time domain using MTIE & TDEV metrics Holdover Stability The stability of an EC when after losing lock to its input reference Oscillator drift due to ageing, temperature, voltage and other effects measured in the frequency domain Freerun Accuracy The accuracy of an EC without using an input reference Oscillator error due to all error sources in the frequency domain [Page 8]

Example: Oscillator Requirements for Stratum 3E Looking at Stratum 3E EC, with a focus on the oscillator, yields the following requirements to be met by the oscillator specification Other ECs (Stratum 3, SMC, etc.) would have similar requirements Requirements Free-run Frequency Accuracy ±4.6 ppm Wander Generation MTIE & TDEV masks specified in ITU-T G.812 Type III & Telcordia GR-1244- CORE Stratum 3E, using 1 mhz clock bandwidth Holdover Stability ± 1 ppb/day at constant temperature (1.16x10^-5 ns/s^2) 10 ppb over temperature range [Page 9]

Design Considerations of Packet Equipment Clock

PEC Design Considerations Trade-off between PDV noise (LPF) and XO noise (HPF) Effects of XO on packet selection Possible PEC characteristics & XO requirements Before Filtering t After Filtering t [Page 11]

Trade-off Between PDV and XO PDV and XO noise can be shown on a frequency spectrum plot Network PDV has wide frequency spectrum Ramp test case has 12 uhz fundamental frequency On/Off test case has 139 uhz fundamental frequency XO has increasing magnitude at low frequency XO TCXO Network PDV 0 OCXO Low Pass Filter Value XO f Where to place the loop filter? May be governed by wander generation of XO No specification defined for PEC Common specification may not apply for mobile backhaul 0 PDV < TCXO LPF OCXO TCXO > HPF Network PDV f [Page 12]

Ramp (TC13) and Square (TC14) Fundamental Frequency 2158 tau: 139 uhz Square TC13 25000s tau: 12 uhz Ramp TC14 100 mhz 10 mhz 1 mhz 0.1 mhz 1.00E-05 1.00E-06 TDEV (s) 1.00E-07 1.00E-08 1.00E-09 1.00E-02 1.00E-01 1.00E+00 1.00E+01 1.00E+02 1.00E+03 1.00E+04 1.00E+05 1.00E+06 Observation time (s) [Page 13] E1, TDEV, G.823, SEC E1, TDEV, G.8261, EEC Option 1 T1, TDEV, T1.101, OC-N Sync Ref T1, TDEV, G.824, Sync Reference T1, TDEV, T1.101, DS1 Sync Ref E1, TDEV, G.823, Sync PDH T1, TDEV, G.824, Option 2 SEC T1, TDEV, G.8261, EEC Option 2 T1, TDEV, T1.105.09, SONET Ref

Ramp (TC13) TDEV 2158 tau: 139 uhz Square TC13 25000s tau: 12 uhz Ramp TC14 100 mhz 10 mhz 1 mhz 0.1 mhz 1.00E-05 1.00E-06 1.00E-07 TDEV (s) 1.00E-08 1.00E-09 1.00E-10 1.00E-11 1.00E-02 1.00E-01 1.00E+00 1.00E+01 1.00E+02 1.00E+03 1.00E+04 1.00E+05 1.00E+06 Observation time (s) [Page 14] E1, TDEV, G.823, SEC E1, TDEV, G.8261, EEC Option 1 E1, TDEV, G.823, C O Sync N F I PDH D E N T I 1 A mhz: L TC13, Square, TM2 0.1 mhz: TC13, Square, TM2

Ramp (TC13) MTIE 1.00E-04 1.00E-05 1.00E-06 MTIE (s) 1.00E-07 1.00E-08 1.00E-09 1.00E-10 1.00E-02 1.00E-01 1.00E+00 1.00E+01 1.00E+02 1.00E+03 1.00E+04 1.00E+05 Observation time (s) E1, MTIE, G.823, SEC E1, MTIE, G.8261, EEC Option 1 E1, MTIE, G.823, Sync PDH 0.1 mhz: TC13, Square, TM2 1 mhz: TC13, Square, TM2 [Page 15]

Relationship between PDV, XO and Clock Bandwidth

Wander Generation vs. Clock Bandwidth With a 10 mhz loop filter this oscillator has a low TIE and TDEV noise 60 40 20 10 mhz Loop Filter 10 4 10 3 10 2 Computed TDEV G.824 Envelop (T7/F5) G.824 Envelop (T6/F4) G.823 Envelop (T11/F9) G.823 Envelop (T13/F11) TDEV for 10 mhz Loop Filter TIE (ns) 0 TDEV (ns) 10 1 10 0-20 10-1 -40 10-2 -60 0 0.5 1 1.5 2 Seconds 2.5 3 3.5 4 x 10 5 10-3 10-2 10 0 10 2 10 4 10 6 Observation interval (seconds) With a 1 mhz loop filter there is significantly MORE noise contributed by the oscillator A lower the loop filter will filter LESS oscillator noise Cannot keep lowering the loop filter to be more robust against PDV without increasing the cost of the equipment! TIE (ns) 600 400 200 0-200 1 mhz Loop Filter TDEV (ns) 10 4 10 3 10 2 10 1 Computed TDEV G.824 Envelop (T7/F5) G.824 Envelop (T6/F4) G.823 Envelop (T11/F9) G.823 Envelop (T13/F11) TDEV for 1 mhz Loop Filter [Page 17] -400-600 0 1 2 3 4 Seconds 5 6 7 8 x 10 4 10 0 10-1 10-2 10 0 10 2 10 4 10 6 Observation interval (seconds)

Wander Generation vs. Clock Bandwidth Wander Generation MTIE 3 mhz, 1 mhz, 0.3 mhz & 0.1 mhz clock bandwidths 1 mhz 0.1 mhz results in 10x more wander @ 8000 s [Page 18]

Wander Generation vs. Clock Bandwidth Wander Generation TDEV 3 mhz, 1 mhz, 0.3 mhz & 0.1 mhz clock bandwidths 1 mhz 0.1 mhz results in >4x more wander @ 1000 s [Page 19]

Oscillator Selection Impact on Packet Selection

Packet Selection vs. Oscillator Cleaned packet timing signal used to discipline local oscillator Will the oscillator movement impact on the packet selection to reduce estimated performance If there was originally a stable floor delay, how does it appear to move based on a non-ideal local oscillator? What is inter-packet gap between selected packets and how should this be adjusted to match the non-ideal local oscillator? + = [Page 21] Packet Delay (Zoom) Oscillator Observed Packet Delay (Zoom)

Packet Selection vs. Oscillator: Histogram Two Oscillators Same Clock Bandwidth, Packet Selection, PDV Observation: FWPR is reduced [Page 22]

Packet Selection vs. Oscillator: MAFE Two Oscillators Same Clock Bandwidth, Packet Selection, PDV Observation: Frequency accuracy not greatly impacted for typical mobile backhaul application 3 ppb 1000 seconds 4 ppb 1000 seconds [Page 23]

Packet Selection vs. Oscillator: Packet Timing Signal MTIE Two Oscillators Same Clock Bandwidth, Packet Selection, PDV Observation: MTIE substantially impacted relative to synchronization performance requirements [Page 24]

Packet Selection vs. Oscillator & Clock Bandwidth Summary XO directly impacts wander generation conformance, a parameter defined in the time domain Absence of time domain characterization in XO makes component selection difficult Time domain is significantly impacted by oscillator selection vs. packet selection & clock bandwidth Lack of standard for PEC results in freedom to optimize clock bandwidth based on custom design choices Frequency domain performance is less impacted by oscillator selection vs. packet selection & clock bandwidth Specifically the mobile backhaul application (< 50 ppb accuracy) Target application is very forgiving of XO selection Lowest hanging fruit PEC for applications requiring only frequency accuracy, such as mobile basestation, are easier to design based on traditional XO characterization information [Page 25]

Thank-you for Your Time & Attention ITSF 2010