To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

Similar documents
To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

if the conductance is set to zero, the equation can be written as following t 2 (4)

To learn fundamentals of high speed I/O link equalization techniques.

ECEN 720 High-Speed Links: Circuits and Systems

ECEN 720 High-Speed Links Circuits and Systems

ECEN720: High-Speed Links Circuits and Systems Spring 2017

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission

ECEN 720 High-Speed Links: Circuits and Systems. Lab3 Transmitter Circuits. Objective. Introduction. Transmitter Automatic Termination Adjustment

ECEN720: High-Speed Links Circuits and Systems Spring 2017

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

DIGITAL VLSI LAB ASSIGNMENT 1

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER

High Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

56+ Gb/s Serial Transmission using Duobinary Signaling

Statistical Link Modeling

A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface

CMOS Inverter & Ring Oscillator

University of Michigan EECS 311: Electronic Circuits Fall 2009 LAB 2 NON IDEAL OPAMPS

Project #3 for Electronic Circuit II

Experiment 5 Single-Stage MOS Amplifiers

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Relationship Between Signal Integrity and EMC

ECEN 325 Lab 5: Operational Amplifiers Part III

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

Optical Complex Spectrum Analyzer (OCSA)

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

Submission date: Wednesday 21/3/2018

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #3: Analysis and Simulation of a CMOS LNA

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

An Analog Phase-Locked Loop

Engineering the Power Delivery Network

An Example Design using the Analog Photonics Component Library. 3/21/2017 Benjamin Moss

Serial Data Transmission

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

EE 230 Lab Lab 9. Prior to Lab

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Filters And Waveform Shaping

Where Did My Signal Go?

ECEN 474/704 Lab 6: Differential Pairs

Application Note AN-10 Copyright December, 2000

Low-power 2.5 Gbps VCSEL driver in 0.5 µm CMOS technology

ELEC 2210 EXPERIMENT 12 NMOS Logic

10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs

5Gbps Serial Link Transmitter with Pre-emphasis

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

Agilent Time Domain Analysis Using a Network Analyzer

MultiSim and Analog Discovery 2 Manual

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #4: Analysis and Simulation of a CMOS Mixer

Aries Kapton CSP socket

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT

DDR4 memory interface: Solving PCB design challenges

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

Lecture 10 Performance of Communication System: Bit Error Rate (BER) EE4900/EE6720 Digital Communications

Testing High-Speed Digital Interfaces with Automated Test Equipment

Qiz 1. 3.discrete time signals can be obtained by a continuous-time signal. a. sampling b. digitizing c.defined d.

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

Lecture Fundamentals of Data and signals

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer

EE390 Final Exam Fall Term 2002 Friday, December 13, 2002

Ultra320 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

ESE531 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Signal Processing

0.85V. 2. vs. I W / L

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

HMC853LC3. High Speed Logic - SMT. 28 Gbps, D-TYPE FLIP-FLOP. Typical Applications. Features. Functional Diagram. General Description

NRZ Bandwidth (-3db HF Cutoff vs SNR) How Much Bandwidth is Enough?

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

MPN Theory Predictions vs. Measurements. Meir Bartur ZONU, Inc. IEEE ah interim January 2002 Raleigh, NC

Taking the Mystery out of Signal Integrity

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

FIBRE CHANNEL CONSORTIUM

Electronic circuits II Example set of questions Łódź 2013

SINGLE-ENDED 16x8 GBPS DATA BUS IN 90NM CMOS

Figure 1. Main window (Common Interface Window), CIW opens and from the pull down menus you can start your design. Figure 2.

40Gb/s Optical Transmission System Testbed

Design and experimental realization of the chirped microstrip line

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

08-027r2 Toward SSC Modulation Specs and Link Budget

Common-Source Amplifiers

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

EE5713 : Advanced Digital Communications

Performance Evaluation of 32 Channel DWDM System Using Dispersion Compensation Unit at Different Bit Rates

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

Lab 2: Digital Modulations

Using Signaling Rate and Transfer Rate

Time: 3 hours Max Marks: 70 Answer any FIVE questions All questions carry equal marks *****

Transmitter Equalization for 4Gb/s Signalling

High Performance Signaling. Jan Rabaey

M8194A 120 GSa/s Arbitrary Waveform Generator

SHF Communication Technologies AG

Transcription:

1 ECEN 720 High-Speed Links: Circuits and Systems Lab2- Channel Models Objective To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. Introduction Scattering parameters (S-parameters) are widely used in industry for characterizing the transmission lines, vias, chip sockets, and connectors. A transmission line can be represented by an S-parameter model which can be used during the circuit design and frequency domain simulation. Channel impulse responses can be generated from the S-parameter by performing inverse Fourier transform. Convolving the channel impulse response with input data, channel output can be produced along with the eye diagram. In this lab, channel S-parameter model, Inter-Symbol Interference (ISI), peak distortion analysis, modulation scheme and termination circuit design are going to be studied. The plotting of channel output eye diagram and S- parameter will be performed through MATLAB and Cadence. S parameter ABCD parameters can represent a two-port network as shown in Figure 1, which describe the network in terms of input and output voltage and current. They are suitable for calculating cascaded circuits. Since the ABCD parameters are evaluated with short and open circuits, they are not measured directly; instead they are calculated from the measured S-parameters which can be measured directly by a network analyzer without causing short and open circuit. The conversion between ABCD parameters and S-parameters is shown in Figure 2. Figure 1 ABCD Parameters

2 Channel Impulse Response Figure 2 Two-Port S and ABCD Parameters Conversion A linear, time-invariant (LTI) system as shown in Figure 3 can be completely characterized by its impulse response. Thus, for any input, the output function can be calculated in terms of the input and the impulse response. Figure 3 LTI System The output function in time and frequency domain can be expressed as the following: (1) (2) The impulse response of a system can be generated from its S-parameters by using inverse Fourier transform. (3) In this lab, channel S-parameters are provided. The impulse response of the channel is calculated through MATLAB. It represents the channel response characteristic. If the input data is given

3 and the channel impulse response is obtained from S-parameters, the transient channel output can be calculated through convolving input data with impulse response. It is shown in Figure 4. Eye Diagram Figure 4 Channel Transient Response An eye diagram is made of overlaying a signal over many of its unit intervals (UI) as shown in Figure 5. It visually indicates a signal s voltage and timing uncertainty due to various circuit non-idealities (power/ground noise, crosstalk, channel loss, phase noise, etc.). It can be generated using simulation tools or be measured using an oscilloscope. The eye opening in the center of the diagram indicates the voltage and timing margin associated with the signal. The amount of the margin can be used to calculate the receiver s sensitivity requirement. The timing margin is often used to estimate a digital system timing budget or the receiver s aperture time. Figure 5 Eye Diagram

4 Inter-Symbol Interference Inter-symbol interference (ISI) is a form of a signal distortion which is caused by reflections, channel resonances and channel loss (dispersion). It is the interference between symbols where the current bit (symbol) could distort its subsequent and previous bits (symbol). An ideal 5Gb/s input pulse is passed through a channel as shown in Figure 6 (blue). Due to the channel characteristic, the pulse is dispersed as shown in Figure 6 (red). The dispersion spreads the pulse energy and distorts other bits, which reduces eye opening. Peak Distortion Analysis Figure 6 Inter-Symbol Interference Peak distortion analysis (PDA) is used to estimate the worst-case eye diagram from pulse response. The worst-case 1 is the summation of a 1 pulse (t=0) with all negative (negative pre and post cursor ISI) non k=0 pulse responses (t 0, can be 1 or 0 ). It is shown as the following. The worst-case 0 is the summation of a 0 pulse (t=0) with all positive (positive pre and post cursor ISI) non k=0 pulse responses (t 0, can be 1 or 0 ). It is shown as the following. (4) The worst case eye height can be expressed as (5)

5 2 (6) Example: Give the pulse response as shown in Figure 7, obtain the worst case eye height and worst case bit pattern using the peak distortion analysis. Figure 7 Channel Pulse Response Table 1 Peak Distortion Analysis and Worst-Case Bit Pattern UI -3-2 -1 0 1 2 3 4 5 6 7 8 9 10 volt 0.001 0.005 0.161 0.37 0.178 0.065 0.04 0.03 0.025-0.01-0.02 0.025 0.008 0.005 UI 10 9 8 7 6 5 4 3 2 1 0-1 -2-3 volt 0.005 0.008 0.025-0.02-0.01 0.025 0.03 0.04 0.065 0.178 0.37 0.161 0.005 0.001 Worst Case 1 0 0 0 1 1 0 0 0 0 0 1 0 0 0 Worst Case 0 1 1 1 0 0 1 1 1 1 1 0 1 1 1

6 2 0.03 (7) (8) 0.543 (9) The worst case eye height can be calculated as 20.37 0.03 0.543 0.406 (10) Modulation Schemes Most channel responses have a low-pass profile. Such a channel attenuates and distorts high frequency components of the input signal. Modulation schemes can be used to reduce signal bandwidth and overcome some of the channel loss problems. NRZ 1, PAM-4 2 and Duobinary modulation schemes are shown in Figure 8. 1 NRZ stands for Non-Return to Zero. NRZ is also sometimes referred as PAM-2 or 2-PAM in the literature. 2 PAM stands for Pulse Amplitude Modulation. PAM-4 is also sometimes referred as 4-PAM in the literature.

7 Figure 8 Channel Modulation Schemes NRZ is the simplest and most common used modulation format. For 1Gb/s data rate, the majority of signal power is within 1GHz. PAM-4 transmits 2 bits/symbol, which runs ½ NRZ speed. Its signal power concentrates at half of the NRZ bandwidth. Due to its lower frequency characteristic, it is affected less by the channel s high frequency loss. Less channel equalization is needed but with reduction of eye height. When the channel insertion loss at NRZ frequency is greater than -9.54dB ( 1/3) than the channel insertion loss at PAM-4 frequency, PAM-4 scheme could be considered. Duobinary is another modulation scheme which also runs at half of the NRZ speed. It takes advantage of the inherent channel roll-off and results in simpler circuit structure. Duobinary data can be generated by sending NRZ data through a delay and add filer (Low Pass Filter) which is also shown in Figure 9. 1 (11)

8 Termination Circuits Figure 9 Duobinary Signaling In high speed link design, it is preferred to use on-chip termination. Off-chip termination may introduce unwanted reflection due to the package parasitics. One way to implement termination resistor is to use transistors. Triode transistor can be used as a termination resistor. Its linear range of operation can be extended by adding a diode connected FET. In differential signaling, pass-gate terminator can be used. This structure provides accurate termination resistance at the extremes of common-mode voltage near power rails. These termination schemes are shown in Figure 10. Figure 10 Active Termination Schemes [Dally]

9 Pre-Lab 1. Plot S11 and S21 for the circuit shown in Figure 11 using Cadence (RT=50Ω). a. Td=0ps (no t-line), C1=0pF, L1=0nH, C2=1pF b. Td=0ps (no t-line), C1=3pF, L1=2nH, C2=1pF c. Td=300ps, C1=3pF, L1=2nH, C2=1pF Comment on the results. R S Z o =50 L 1 + + + V in Port1 C C Port2 - - 1 2 - R T Figure 11 S-parameters Simulation Circuit 2. Briefly compare the difference between AC and DC coupled termination schemes.

10 Lab Questions 1. Channel Transient Simulation. The objective of this problem is to use measured channel S-parameters data to produce an impulse response and perform a transient simulation in MATLAB involving sending random NRZ data across this channel. a. Download the S-parameters file for a 12 Backplane channel, peters_01_0605_b12_thru.s4p b. Use the MATLAB file read_sparam.m to produce an impulse response. Note this code requires the function xfr_fn_to_imp.m. c. Use the produced impulse response to perform transient simulations. Plot eye diagrams with 10k random bits at 3, 6, and 8Gbps. Example code for this is the file channel_data.m. d. Using peak distortion analysis generate the worst case bit pattern and plot the worst case eye at 6 and 8Gbps. In generating the worst case bit pattern, truncate the pulse response such that there are 10 pre-cursor samples and 100 post-cursor samples. 2. Use measured channel S-parameters data to produce a pulse response and perform a transient simulation in Cadence. Use a 12 Backplane channel, peters_01_0605_b12_thru.s4p and transfer the file to ECEN720 directory where you run Cadences. Perform a pulse response simulation using an ideal 1V pulse (differential) with 1ps rise/fall time and 125ps pulse width (for 8Gbps). The channel needs to be terminated at both input and output. The pulse response can be obtained by measuring Vout. The circuit setup is shown in Figure 12. Refer to the Appendix on how to use channel model in Cadence. a. Show your schematic and simulation results. Figure 12 Circuit Setup for Impulse Response b. Perform transient simulation using a PRBS input pattern at 3Gbps, 6Gbps, and 8Gbps. Refer to the Appendix for PRBS generation in Cadence.

11 c. Plot eye diagrams at these data rates using Cadence s calculator. Refer to the Appendix on how to plot an eye diagram. 3. Peak Distortion Analysis. For the 1-bit pulse response shown in Figure 13, find the worst-case input bit pattern, assuming the ISI is ZERO for samples outside the plot range. Also, find the worst-case eye height. Figure 13 Pulse Response for Peak Distortion Analysis 4. Modulation Schemes. NRZ is the most commonly used modulation format. PAM-4 transmits 2 bits/symbol at half the speed. Duobinary allows for controlled ISI resulting in less channel equalization. a. Explain the difference between the NRZ and PAM4 schemes. b. Assuming the channel loss at 2.5GHz is 7dB and at 5GHz is 14dB, which modulation scheme (NRZ or PAM-4) would have better voltage margin? c. Solve the code based on the duobinary waveform shown in Figure 15.

12 Figure 14 NRZ and PAM-4 Modulation Schemes Figure 15 Duobinary Coding [D. R. Smith] 5. Termination Circuit. a. Briefly list the pros and cons of these termination schemes: (a) Off-chip vs. onchip, (b) series vs. parallel, and (c) DC vs. AC coupling. b. Design three 50Ω active terminations and characterize the resistance of these three active termination schemes as shown in Figure 10. For configurations in Figures 10(a) and (b) use once only PMOS and then only NMOS transistors. Sweep the input voltage from GND to VDD and show the resistance curves vs. input voltage. If 90nm CMOS process is used, the nominal supply voltage is 1.2V (use the nominal VDD for any other CMOS process you use as well).

13 Appendix How to use channel model in Cadence Channel symbol (n4port) can be found in analoglib. The S-parameter file should be specified including its directory path in S-parameter data file as shown in Figure 16. Figure 16 n4port Properties in Cadence The n4port can be used as shown in Figure 17. Please note that 4 of the 8 ports are return paths. Figure 17 Impulse Response Setup Using n4port Block

14 How to use PRBS generator in Cadence PRBS generator can be found in ahdllib. It is called rand_bit_stream. Please specify a PRBS generator as shown in Figure 18. Figure 18 PRBS Generator Properties in Cadence Figure 19 Sample Test Setup for PRBS Generator

15 How to plot Eye Diagram in Cadence calculator Figure 20 How to Plot Eye Diagram in Cadence Using Calculator References [1] Digital Systems Engineering, W. Dally and J. Poulton, Cambridge University Press, 1998. [2] Digital Transmission Systems, D.R. Smith, Boston Kluwer Academic Publishers, 1985.