Design for EMI & ESD compliance DESIGN FOR EMI & ESD COMPLIANCE

Similar documents
Chapter 16 PCB Layout and Stackup

Freescale Semiconductor, I

MINIMIZING EMI EFFECTS DURING PCB LAYOUT OF Z8/Z8PLUS CIRCUITS

Microcircuit Electrical Issues

PCB Design Guidelines for Reduced EMI

PCB layout guidelines. From the IGBT team at IR September 2012

10 Safety earthing/grounding does not help EMC at RF

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott

Reducing Motor Drive Radiated Emissions

Course Introduction. Content: 19 pages 3 questions. Learning Time: 30 minutes

EMI AND BEL MAGNETIC ICM

LM2412 Monolithic Triple 2.8 ns CRT Driver

General Application Notes Remote Sense Remote On / Off Output Trim Series Operation Parallel Operation...

results at the output, disrupting safe, precise measurements.

Relationship Between Signal Integrity and EMC

White Paper: Electrical Ground Rules

AN1705. Motorola Semiconductor Application Note. Noise Reduction Techniques for Microcontroller-Based Systems. Introduction

MPC5606E: Design for Performance and Electromagnetic Compatibility

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?

LM2462 Monolithic Triple 3 ns CRT Driver

Digital Systems Power, Speed and Packages II CMPE 650

Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5

Designing for Electromagnetic Interference (EMI) Compliance

Split Planes in Multilayer PCBs

Top Ten EMC Problems & EMC Troubleshooting Techniques by Kenneth Wyatt, DVD, Colorado Springs Rev. 1, Feb 26, 2007

National Semiconductor Application Note 643 Joe Cocovich December 1989 DESCRIPTION OF NOISE

High Voltage Charge Pumps Deliver Low EMI

Transfer Functions in EMC Shielding Design

QPI-5L. 14 Amp Active EMI Filter for 24 V DC Bus. Features. Description. Applications 查询 QPI-5L 供应商. QuietPower

DUAL STEPPER MOTOR DRIVER

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology

11 Myths of EMI/EMC ORBEL.COM. Exploring common misconceptions and clarifying them. MYTH #1: EMI/EMC is black magic.

Understanding the Unintended Antenna Behavior of a Product

BIRD 74 - recap. April 7, Minor revisions Jan. 22, 2009

Top Ten EMC Problems

LM2405 Monolithic Triple 7 ns CRT Driver

Application Note (Revision NEW) Original Instructions. EMI Control in Electronic Governing Systems

Debugging EMI Using a Digital Oscilloscope. Dave Rishavy Product Manager - Oscilloscopes

APPLICATION NOTE 735 Layout Considerations for Non-Isolated DC-DC Converters

EL7302. Hardware Design Guide

Scale Manufacturers Association (SMA) Recommendation on. Electrical Disturbance

EMC Design Guidelines C4ISR EQUIPMENT & SYSTEMS

UM :XX. 6 Line ESD/EMI Protection for Color LCD Interfaces UM6401 DFN General Description

QPI-AN1 GENERAL APPLICATION NOTE QPI FAMILY BUS SUPPLY QPI CONVERTER

FLTR100V10 Filter Module 75 Vdc Input Maximum, 10 A Maximum

Data Sheet. Description. Features. Transmitter. Applications. Receiver. Package

LM V Monolithic Triple Channel 15 MHz CRT DTV Driver

EMI Filters Demystified. By William R. Bill Limburg February 21, 2018 Phoenix Chapter, IEEE EMC Society

4 Line ESD/EMI Protection for Color LCD Interfaces UM4401 DFN

Designing Your EMI Filter

UM Line ESD/EMI Protection for Color LCD Interfaces DFN General Description. Rev.10 Mar.

Applications of 3D Electromagnetic Modeling in Magnetic Recording: ESD and Signal Integrity

EMI RFI Board Design. EMI RFI Board Design AN-643. National Semiconductor Application Note 643 Joe Cocovich December 1989

SIGNAL INTEGRITY AND RADIATION LEVELS: Assessed using RF Simulation Tool Framework

AFBR-59F2Z Data Sheet Description Features Applications Transmitter Receiver Package

PHY Layout APPLICATION REPORT: SLLA020. Ron Raybarman Burke S. Henehan 1394 Applications Group

Testing for EMC Compliance: Approaches and Techniques October 12, 2006

Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device

Understanding and Optimizing Electromagnetic Compatibility in Switchmode Power Supplies

Overview of EMC Regulations and Testing. Prof. Tzong-Lin Wu Department of Electrical Engineering National Taiwan University

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers

FLTR100V20 Filter Module 75 Vdc Input Maximum, 20 A Maximum

Dual, Current Feedback Low Power Op Amp AD812

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

EMI Installation Guidelines

Analogue circuit design for RF immunity

UM4701/4711/8701/8711

LM675 Power Operational Amplifier

200 ma Output Current High-Speed Amplifier AD8010

UM Line ESD/EMI Protection for Color LCD Interfaces DFN General Description. Rev.06 Dec.

Designing for Board Level Electromagnetic Compatibility

DS90LV018A 3V LVDS Single CMOS Differential Line Receiver

Electro-Magnetic Interference and Electro-Magnetic Compatibility (EMI/EMC)

Reducing Radiated Emissions in Ethernet 10/100 LAN Applications

Heat sink. Insulator. µp Package. Heatsink is shown with parasitic coupling.

Electromagnetic Compatibility

W h i t e p a p e r. Authors. Engineer, E&SE - CoE, L&T Technology Services, Mysore. Engineer, E&SE - CoE, L&T Technology Services, Mysore

EUA W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

DATASHEET VXR S SERIES

EM-100 Controller. Installation Precautions. July 2016

RJ-155M-FX-DPLX Rugged RJ Size 100Mb/s to 155Mb/s Fiber Optic Transceiver

System Design and Layout Techniques for Noise Reduction in MCU-Based Systems INTRODUCTION

Electromagnetic and Radio Frequency Interference (EMI/RFI) Considerations For Nuclear Power Plant Upgrades

FPA Printed Circuit Board Layout Guidelines

LVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

Design for Guaranteed EMC Compliance

EMC Introduction. What is EMC. EMS (Susceptibility) Electro-Magnetic Compatibility EMC. Conducted Emission EMI. Conducted Susceptibility

FLTR75V05 Filter Module 75 Vdc Input Maximum, 5 A Maximum

Filterless 3W Class- D Mono Audio Amplifier

THE FIELDS OF ELECTRONICS

Employing Reliable Protection Methods for Automotive Electronics

Rail-to-Rail, High Output Current Amplifier AD8397

EMC Design Guideline

OCXO Layout Guidelines

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS

Categorized by the type of core on which inductors are wound:

SGM9116 Triple, 35MHz, 6th Order HDTV Video Filter Driver

LVTTL/LVCMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

±80V Fault-Protected, 2Mbps, Low Supply Current CAN Transceiver

Transcription:

DESIGN FOR EMI & ESD COMPLIANCE

All of we know the causes & impacts of EMI & ESD on our boards & also on our final product. In this article, we will discuss some useful design procedures that can be followed to reduce EMI, ESD related issues which in turn helps to get EMI & ESD compliances. Before going in detail first let us refresh our knowledge on EMI & ESD definitions DEFINITIONS: Electromagnetic Interference (EMI) is caused by undesirable radiated electromagnetic fields or conducted voltages and currents. The interference is radiated by a source emitter and is detected by a susceptible victim via a coupling path. The coupling path may involve one or more of the following coupling mechanisms: 1.Conduction - electric current 2.Radiation - electromagnetic field 3.Capacitive Coupling - electric field 4. Inductive Coupling - magnetic field Static electricity is defined as an electrical charge caused by an imbalance of electrons on the surface of a material. This imbalance of electrons produces an electric field that can be measured and that can influence other objects at a distance. Electrostatic discharge is defined as the transfer of charge between bodies at different electrical potentials. Static electricity is often generated through turbocharged, the separation of electric charges that occurs when two materials are brought into contact and then separated. Examples of tribocharging include walking on a rug, rubbing a plastic comb against dry hair. Electrostatic discharge can change the electrical characteristics of a semiconductor device, degrading or even destroying it (Gate voltage of transistor is very sensitive can be permanently damaged by high voltage). REDUCING EMI: The following discussion outlines the most common EMI problems and how to reduce them. Ground Impedance: At the board level, most problems involve ground impedance. And even if ground impedance is not at the root of the problem, it will help to brought under control before the problem can be solved. Consider some signal integrity problem, that of shared ground. It is also known as common impedance coupling. In this example, the ground path is shared by two circuits, the noise source and the receptor is sensitive low-level analog circuit. The voltage drop across the ground path looks like a signal to the analog circuit. How much noise can be tolerated is dependent on the application, but if the receptor is a sensitive analog circuit, the allowed voltage may be quite low. The mathematics of this problem is: E = IR (Ohm s law). The sensitivity of the recipient circuit will be dependent resistance & current across the input of the circuit. The solution is, either reduce the resistance to near zero or reduce the current to near zero. To reduce the resistance to near zero, use a ground plane. At higher frequencies, the impedance of even a short trace is three orders of magnitude higher than that of a ground plane. Therefore, while the impedance of a short trace at 100 MHz may be 10 Ω or more, the impedance of a ground plane will be 10 mω. So, 1 A of current will bounce the signal ground trace about 10 V, which is clearly unacceptable in any digital signal case, because voltage drop across trace will acts as a antenna & radiate the EMI, but the same current will bounce the ground plane only 10 mv, a level that will almost always be acceptable. To reduce the current to near zero is not so easy. The current in the power path usually can t be reduced. Presumably, high current exists for a reason other than to just dissipate power. Rather, the alternative involves steering the currents along separate paths. This technique enables the current to avoid sharing return paths. Example: Below figures shows one of the iwave layout snap, uses ground plane as reference for sensitive analog signals as well as digital high speed signals to reduce the resistance of the signal trace & indirectly EMI emission. Page 2 of 5

Terminate High-Speed Lines: This completes the impedance-controlled path. Impedance termination techniques include the load termination, ac termination, series termination, and several nonlinear load terminations. All of these prevent or at least minimize reflections, but the series impedance termination is the only technique that puts the termination at the source, rather than at the load. Therefore, it is the only termination that inherently restricts the high frequency from leaving the driver. Series termination (also known as source termination or back termination) has some downsides, including a slower switching time. However, if it can be used, it will be quieter than the load terminations. Although primarily an SI issue, it also results in reduced trace radiation. Example: Below snaps shows the iwave schematics for source & load termination. All termination values are calculated & simulated for optimized EMI emission. Slow the Edge Rates for Critical Signals: The general rule for both SI and EMI is to use no signal faster than needed for the desired function. Any high-frequency components not needed for the function only produce excess energy that can do nothing but interfere with neighboring signals. Excess energy means increased crosstalk to other adjacent signals and degraded signal quality. And, if the affected signal leaves the board, this excess results in unwanted energy piggybacking onto the signal lines. The best place to slow the edge rate is to place a filter immediately at the driver, such as a series R and shunt C. Usually, the signal on the circuit board can tolerate the dc drop. Use as large a series resistance as possible. If the signal requires impedance termination, it will require series resistance of about 30 Ω. Some chips are available with built-in 25-Ω resistors, which are suitable for this problem. A shunt capacitor is usually not necessary, because the stray capacitance on the line and load completes the filter. This is similar to the series/source termination as we discussed in last section. Besides this, many of the controller s pins has the provision to adjust the slew rate through register setting. This could be made use of to provide optimum slew rate. Control Path Impedance: Impedance control is becoming increasingly important in high-speed circuit design, especially in telecom and computer applications. It is important to remember that the signal path is only half the path. The return path is the other half. There are more ways to create a return-path discontinuity than there are in the signal path. For example, consider a signal path that passes through a via to another routing layer. The return-path impedance may be well controlled when the trace is immediately above a plane, whether a ground plane or a voltage plane. A discontinuity will appear every time reference planes are switched. The discontinuity also creates an emission problem due to long return path. A signal crossing a slot energizes the slot, launching an electromagnetic wave, and increases the voltage drop across the plane, creating a common-mode voltage. The fix is to avoid switching reference planes if at all possible and to unconditionally avoid crossing a slot with a high-speed signal line. If it is necessary to switch planes, place a decoupling capacitor alongside the via to give the shorter return path. Page 3 of 5

Example: For all high speed multilayer boards, iwave defines the pcb stack up & achieve the required impedance for the different signal paths (like analog, differential, single ended digital etc) before starting the layout. This helps to achieve the controlling the path impedance. ESD PROTECTION: The following guidelines can be implemented to protect our devices against ESD. Input/Output lines to a circuit board can be subjected to extraneous voltage induced or directly connected - such as Electrostatic discharge (ESD). The circuitry itself should be designed to withstand the voltage, - special components are available to do this. It is also possible to supplement the protection with PCB spark gaps. Spark Gaps can also be fabricated as a part conductor pattern of a PCB, is show below. The contact area needs to be free of solder resist, in order to function as a sparkgap. Breakdown of small sparkgaps is approx V= (3000pd+1350) where p is pressure in atmospheres and d is distance in millimetres. This sparkgap can be expected to have a peak voltage of about 2000-2500V. Earthing of connector grounds and such lines as sparkgaps requires special consideration. Usually the best physical arrangement for this type of earth is the Star - where the earth happens at one place, and the lines go back to that place separately. The most important issue is to carefully consider how the currents will flow to earth, especially under conditions of fault. Example: ESD protection devices are available for all external peripheral interfaces such as ESD filter for analog video interface & high speed digital interfaces like Ethernet, USB etc. Below figure shows the iwave s schematics uses ESD filter for Ethernet interfaces. Another example for ESD protection in layout stage is shown below. For all externally accessible connectors chassis ground (earthing) are separately routed and low resistance current path to earth is provided for high current /voltage spikes. Page 4 of 5

Shielding is one the techniques used to avoid the EMI emission & also it will block the radiation entering inside the enclosure from external noisy sources. ESD shielding components are also available, example antistatic papers. For all military grades electronic products should be shielded to avoid both EMI & ESD. Example: iwave s Ruggedized PDA uses shielding for LCD window, and for all connector openings & also for external cables. Finally, before implementing any hardware circuit, first thing to remember is that NO component is perfect, not even wire. Unexpected results happen when we forget this rule. The second most important rule is that there is no such thing as ground. This is especially true when either high currents or high frequencies are involved. In this article, only few of the EMI / ESD related issues, solutions are discussed. It does not cover the full spectrum. iwave has built expertise in the board Design meeting the EMI & ESD compliance requirements. iwave has successfully implemented many of these techniques in number of boards. Among them one of the success story is iwave s Ruggedized PDA passing the military grade certification for EMI & ESD related test cases Reference: http://www.radioing.com/eengineer/ http://www.seattlerobotics.org/encoder/feb97/powerup.html From: Name: Raghavendra C Designation: Member Technical - HW e-mail: raghavendrac@iwavesystems.com Page 5 of 5