PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

Similar documents
ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

EE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

ECE3204 D2015 Lab 1. See suggested breadboard configuration on following page!

ECE4902 C Lab 7

EE4902 C Lab 7

Op-Amp Simulation Part II

PHYSICS 330 LAB Operational Amplifier Frequency Response

Chapter 9: Operational Amplifiers

Lab 2: Discrete BJT Op-Amps (Part I)

EE 501 Lab 4 Design of two stage op amp with miller compensation

ECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER

Operational Amplifiers

Homework Assignment 10

ECEN 325 Lab 5: Operational Amplifiers Part III

EE 3305 Lab I Revised July 18, 2003

ECE4902 Lab 5 Simulation. Simulation. Export data for use in other software tools (e.g. MATLAB or excel) to compare measured data with simulation

Experiment 8 Frequency Response

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

ELC224 Final Review (12/10/2009) Name:

When you have completed this exercise, you will be able to relate the gain and bandwidth of an op amp

CMOS Operational-Amplifier

PHYS 536 The Golden Rules of Op Amps. Characteristics of an Ideal Op Amp

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)

VCC. Digital 16 Frequency Divider Digital-to-Analog Converter Butterworth Active Filter Sample-and-Hold Amplifier (part 2) Last Update: 03/19/14

EK307 Active Filters and Steady State Frequency Response

OPERATIONAL AMPLIFIERS (OP-AMPS) II

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Assume availability of the following components to DESIGN and DRAW the circuits of the op. amp. applications listed below:

You will be asked to make the following statement and provide your signature on the top of your solutions.

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

ECEN Network Analysis Section 3. Laboratory Manual

Experiment 1: Amplifier Characterization Spring 2019

EE 210: CIRCUITS AND DEVICES

When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required.

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

Testing Power Sources for Stability

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

Operational Amplifiers

Chapter 9: Operational Amplifiers

EE320L Electronics I. Laboratory. Laboratory Exercise #2. Basic Op-Amp Circuits. Angsuman Roy. Department of Electrical and Computer Engineering

CMOS Operational-Amplifier

9 Feedback and Control

Design of Low Voltage Low Power CMOS OP-AMP

Homework Assignment 12

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Laboratory 9. Required Components: Objectives. Optional Components: Operational Amplifier Circuits (modified from lab text by Alciatore)

ECEN 474/704 Lab 6: Differential Pairs

Lecture 2 Analog circuits. Seeing the light..

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

Operational Amplifiers

BME 3512 Bioelectronics Laboratory Five - Operational Amplifiers

Lecture 8: More on Operational Amplifiers (Op Amps)

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 02139

Homework Assignment 13

Analog Electronics. Lecture Pearson Education. Upper Saddle River, NJ, All rights reserved.

Lecture 2 Analog circuits. Seeing the light..

Testing and Stabilizing Feedback Loops in Today s Power Supplies

EE501 Lab 7 Opamp Measurement

An Analog Phase-Locked Loop

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Microelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc.

Integrators, differentiators, and simple filters

Laboratory 6. Lab 6. Operational Amplifier Circuits. Required Components: op amp 2 1k resistor 4 10k resistors 1 100k resistor 1 0.

EK307 Passive Filters and Steady State Frequency Response

CHARACTERIZATION OF OP-AMP

DEPARTMENT OF ELECTRICAL ENGINEERING LAB WORK EE301 ELECTRONIC CIRCUITS

Common mode rejection ratio

Applied Electronics II

EE3204 D2015 HW Set 3

CHAPTER 11. Feedback. Microelectronic Circuits, Seventh Edition. Copyright 2015 by Oxford University Press

NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN

EE 368 Electronics Lab. Experiment 10 Operational Amplifier Applications (2)

ELEC207 LINEAR INTEGRATED CIRCUITS

EE 230 Lecture 19. Nonideal Op Amp Characteristics. Offset Voltage Common-mode input range Compensation

Mechatronics. Analog and Digital Electronics: Studio Exercises 1 & 2

Constant Current Control for DC-DC Converters

Laboratory 4 Operational Amplifier Department of Mechanical and Aerospace Engineering University of California, San Diego MAE170

Homework Assignment 11

Lecture 2 Analog circuits...or How to detect the Alarm beacon

BME/ISE 3512 Bioelectronics. Laboratory Five - Operational Amplifiers

Lecture 2 Analog circuits. Seeing the light..

*For stability of the feedback loop, the differential gain must vary as. / ), e.g. a single-pole rolloff with unity gain at. The unity-gain frequency

Chapter 12 Opertational Amplifier Circuits

ECE Lab #4 OpAmp Circuits with Negative Feedback and Positive Feedback

UNIVERSITY OF PENNSYLVANIA EE 206

ME 365 EXPERIMENT 7 SIGNAL CONDITIONING AND LOADING

Digital Applications of the Operational Amplifier

Microelectronic Circuits II. Ch 9 : Feedback

Design of High-Speed Op-Amps for Signal Processing

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

Chapter 10: The Operational Amplifiers

Lesson number one. Operational Amplifier Basics

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 02139

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

Homework Assignment 07

EE 210 Lab Exercise #5: OP-AMPS I

Homework Assignment 03

Lab 10: Oscillators (version 1.1)

Instrumentation Amplifiers Filters Integrators Differentiators Frequency-Gain Relation Non-Linear Op-Amp Applications DC Imperfections

Transcription:

EE4902 Lab 9 CMOS OP-AMP PURPOSE: The purpose of this lab is to measure the closed-loop performance of an op-amp designed from individual MOSFETs. This op-amp, shown in Fig. 9-1, combines all of the major circuit techniques we have been developing this term: Differential pair M1-M2(input stage) Common source amplifier M5(output stage) Current source with "bias rail" M6, M7, M8 (bias for differential pair and output stage) Current mirror load M3-M4(for input stage high gain and single-ended to differential conversion) Active load M8 (for common source stage) Compensation using R Z, C COMP and the Miller effect (for stability) NOTE: Be sure to record ALL results in your laboratory notebook. NOTE: This lab involves construction and measurement of circuits with very high gains. It is extremely important to use bypass capacitors C BP1 and C BP2 on the supply rail(s) to keep the power supply voltages clean. Also, keep wire leads as short as possible to prevent noise coupling into the circuit. Figure 9-1

.

CIRCUIT: CMOS OP-AMP Figure 9-1. You ll continue working with the CMOS op-amp shown in Figure 9-1. This is the one you built in lab 8 and tested open-loop, verifying a high gain >1000. 1V pk FUNCTION GENERATOR Vin YOUR OP-AMP HERE + Vout - 100 Hz Figure 9-2. UNITY GAIN BUFFER (UNCOMPENSATED) L9-1. Configure the op-amp as a unity-gain buffer, shown in Fig. 9-2. Be sure the compensation capacitor C COMP and zero resistor R Z are not installed - so you see why you need them! Set the function generator to be a 1V peak, 100Hz sine wave. The output of the op-amp should look something like a fuzzy sine wave. The reason is that the uncompensated op-amp is unstable, causing the output to oscillate. The oscillation should be approximately at the frequency at which 180 of phase shift has accumulated around the feedback loop. UNITY GAIN BUFFER (COMPENSATED) L9-2. Add R Z = 5.1kΩ and C COMP =100pF as shown in Fig. 9-1. You should see the op-amp output "calm down" as the oscillations disappear (or at least are greatly reduced). C COMP is the Miller compensation capacitance discussed in class; resistor R Z provides lead compensation to improve stability further as discussed in section 5.2 of Johns & Martin. SLEW RATE LIMITING L9-3. Using a ±4V square wave for v s, you should observe slew rate limiting on the output of the op-amp. Measure the positive-going and negative-going slew rate. CLOSED LOOP BODE PLOT L9-4. Go back to a sine wave input, and reduce the input amplitude to a small enough value (around 100mV peak) so that slew rate limiting does not occur. Determine the magnitude frequency response by measuring the input and output amplitudes over a range of frequencies from about 100Hz to over 1MHz. Use a logarithmic spacing on the frequency points - 1:3:10 or 1:2:5:10 is fine.

At each frequency, measure the input and output amplitudes and calculate the gain. Sketch the response as you go along. You may notice "peaking" in the magnitude plot (you definitely will if R Z is not present!). The reason that R Z is needed is that, with only C COMP for compensation, the phase margin of this op-amp isn't as good as predicted from the simplified model of the Miller effect. L9-5. Identify the closed loop bandwidth (3-dB frequency) f 3dB. Find the gain-bandwidth product (easy in this case since the closed loop DC gain is unity). 0.1 V pk FUNCTION GENERATOR Vin YOUR OP-AMP HERE + Vout - 1M! 100 Hz 100k! Figure 9-3. CLOSED LOOP GAIN OF 11 AMPLIFIER L9-6. Reconfigure the op-amp for a gain of 11 as shown in Fig. 9-3. To get a better feeling for the signals in a closed loop op-amp, use the multiple-channel capability of your scope to follow the signal along the path from input to output. Using a separate scope channel for each, look at the signal at the input (V + ), first stage output (V G5 ), output V out, and signal fed back to the inverting input (V - ). Note the polarity, amplitude, and DC bias level at each point. CLOSED LOOP BODE PLOT L9-7. With the input amplitude small enough (around 100mV peak) so that slew rate limiting does not occur, determine the magnitude frequency response by measuring the input and output amplitudes over a range of frequencies from about 100Hz to over 1MHz. L9-8. Calculate the gain at each frequency, and sketch the response as you go along. You probably won't see "peaking" in this case. The reason is that the attenuation of the 1MΩ/100kΩ feedback network reduces the loop gain Aβ, thus improving the phase margin. L9-9. Identify the closed loop DC gain, the closed loop bandwidth (3-dB frequency) f 3dB, and the gain-bandwidth product.

BANDWIDTH-RISE TIME RELATIONSHIP L9-10. Change to a small signal ( 100mV peak-to-peak) step at the input. Measure the 10%-to- 90% rise time t R (making sure that the output is not slew rate limited!). Using this measurement and the bandwidth x rise time = 0.35 relationship, estimate the bandwidth. How well does this agree with your measurement from the magnitude plot (frequency domain) results? Lab Writeup Your writeup should describe the measured performance relative to a hand analysis and simulation of the circuit. For the open-loop op-amp (comparator): W9-1. Measurement: Show the waveforms from the uncompensated (L9-1) and compensated (L9-2) cases. Report the measured slew rate from L9-3. Show the Bode plots for closed-loop magnitude response from L9-4 and L9-7. Report the calculated gain-bandwidth products from L9-5 and L9-9. Hand analysis vs. Measurements W9-2. When comparing your measured results to what you would expect from a theoretical hand analysis, be sure to address the following in particular: How well does the gain-bandwidth product from the gain of 11 amplifier match that from the unity gain case? Ideally they would be the same - try to come up with an explanation for any difference. In each case, how close is the gain-bandwidth product to the prediction of g m /2πC COMP? You will have to "back into" the value of g m, using the measured bias current and your CD4007 parameters. How close are the slew rate measurements to the prediction of I SS /C COMP? Try to come up with an explanation for any difference. W9-3. Be sure to calculate the actual small signal parameters (such as the transconductance and output resistances r ds ) from the measured DC bias conditions. Simulation S9-3. Compare the results of AC and transient simulations to your measured and calculated results for closed-loop frequency response, gain-bandwidth product, and slew rate limit.