Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique

Similar documents
Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Speed Control of Induction Motor using Multilevel Inverter

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

International Journal of Advance Engineering and Research Development

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Hybrid 5-level inverter fed induction motor drive

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

A Novel Four Switch Three Phase Inverter Controlled by Different Modulation Techniques A Comparison

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

A SOLUTION TO BALANCE THE VOLTAGE OF DC-LINK CAPACITOR USING BOOST CONVERTER IN DIODE CLAMPED MULTILEVEL INVERTER

Comparison of SPWM,THIPWM and PDPWM Technique Based Voltage Source Inverters for Application in Renewable Energy

ISSN: International Journal of Science, Engineering and Technology Research (IJSETR) Volume 1, Issue 5, November 2012

International Journal of Advance Engineering and Research Development

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

Simulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink

Comparative Analysis of Two Inverter Topologies Considering Either Battery or Solar PV as DC Input Sources

Harmonic Reduction in Induction Motor: Multilevel Inverter

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK

Multilevel Inverter for Single Phase System with Reduced Number of Switches

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

Speed control of Induction Motor drive using five level Multilevel inverter

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

Implementation of New Three Phase Modular Multilevel Inverter for Renewable Energy Applications

Multilevel Inverter Based Statcom For Power System Load Balancing System

Development of Multilevel Inverters for Control Applications

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

A New Multilevel Inverter Topology with Reduced Number of Power Switches

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

ISSN Vol.05,Issue.05, May-2017, Pages:

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

Study of five level inverter for harmonic elimination

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

Reduction of Harmonics and Torque Ripples of BLDC Motor by Cascaded H-Bridge Multi Level Inverter Using Current and Speed Control Techniques

COMPARATIVE HARMONIC ANALYSIS OF VSI FED INDUCTION MOTOR DRIVE

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

Comparative Analysis of Single Phase Cascaded H-Bridge Multilevel Inverter

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Common Mode Voltage Reduction in a Three Level Neutral Point Clamped Inverter Using Modified SVPWM

Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

COMPENSATION OF VOLTAGE SAG USING LEVEL SHIFTED CARRIER PULSE WIDTH MODULATED ASYMMETRIC CASCADED MLI BASED DVR SYSTEM G.Boobalan 1 and N.

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

Simulation and Experimental Results of 7-Level Inverter System

Three-Phase Five-Level Flying Capacitor Multilevel inverter For Harvesting Solar Power

A Comparative Study of Different Topologies of Multilevel Inverters

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

Modular Grid Connected Photovoltaic System with New Multilevel Inverter

Delta Modulation with PI Controller A Comparative Study

Three Phase Parallel Multilevel Inverter Fed Induction Motor Using POD Modulation Scheme

PF and THD Measurement for Power Electronic Converter

Level Shifted Pulse Width Modulation in Three Phase Multilevel Inverter for Power Quality Improvement

A NOVEL APPROACH TO ENHANCE THE POWER QUALITY USING CMLI BASED CUSTOM POWER DEVICES

Analysis of switched inductor Z-source modified cascaded H-Bridge multilevel inverter

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

15-LEVEL CASCADE MULTILEVEL INVERTER USING A SINGLE DC SOURCE ABSTRACT

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM

Modeling and Simulation of Five Phase Induction Motor Fed with Five Phase Inverter Topologies

International Journal of Advancements in Research & Technology, Volume 7, Issue 4, April-2018 ISSN

Harmonic Analysis & Filter Design for a Novel Multilevel Inverter

Performance Study of Multiphase Multilevel Inverter Rajshree Bansod*, Prof. S. C. Rangari**

REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY

Comparative Analysis of Flying Capacitor and Cascaded Multilevel Inverter Topologies using SPWM

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

A Comparative Study of SPWM on A 5-Level H-NPC Inverter

Unipolar and Bipolar PWM Inverter

International Journal Of Engineering And Computer Science ISSN: Volume 2 Issue 12 December, 2013 Page No Abstract

New Approaches for Harmonic Reduction Using Cascaded H- Bridge and Level Modules

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES

New model multilevel inverter using Nearest Level Control Technique

Simulation Study of PWM Techniques for Voltage Source Converters

Comparison of PWM Techniques and Inverter Performance

IMPROVING THE OUTPUT OF CASCADED FIVE LEVEL MULTILEVEL INVERTER USING LOW PASS BROADNBAND FILTER

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

Cascaded Connection of Single-Phase & Three-Phase Multilevel Bridge Type Inverter

PERFORMANCE EVALUATION OF MULTILEVEL INVERTER BASED ON TOTAL HARMONIC DISTORTION (THD)

PERFORMANCE ANALYSIS OF SEVEN LEVEL INVERTER WITH SOFT SWITCHING CONVERTER FOR PHOTOVOLTAIC SYSTEM

Cascaded H-Bridge Multilevel Inverter

THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques

Switching Angles and DC Link Voltages Optimization for. Multilevel Cascade Inverters

Performance Analysis of modulation techniques for Induction motor fed by Diode-Clamped NPC Inverter

ANALYSIS OF PWM STRATEGIES FOR Z-SOURCE CASCADED MULTILEVEL INVERTER FOR PHOTOVOLTAIC APPLICATIONS

Transcription:

IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 3 Ver. IV (May Jun. 2015), PP 01-12 www.iosrjournals.org Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique Bibhu Prasad Ganthia 1, Preeti Kumari Sahu 2, Anindita Mohanty 3 1 Department of Electrical Engineering, Indira Gandhi Institute of Technology, Sarang, Biju Pattnaik University of Technology, Odisha, India 2 Department of Electrical Engineering, National Institute of Technology, Rourkela, Odisha, India 3 Department of Electrical Engineering, Indira Gandhi Institute of Technology, Biju Pattnaik University of Technology, Odisha, India Abstract: Multilevel inversion is a power conversion strategy used to synthesize a desired AC voltage from several levels of DC voltages with reduced total harmonic distortion. These multilevel inverters are used to increase inverter operating voltage, to minimize total harmonic distortion and to reduce electromagnetic induction due to lower voltage steps. The advantages of this multilevel approach include good power quality, good electromagnetic compatibility and low switching losses. This project proposes to study various multilevel inverter topologies like diode clamped inverter, capacitor clamped inverter and cascaded multi-cell inverter operating on several modulation techniques such as single pulse width modulation, sinusoidal pulse width modulation and delta modulation. The main objective of the study is to reduce total harmonic distortion, comparison of total harmonic distortion and fundamental component for different modulation technique. The induction motor is connected as load to observe the stator current harmonics and speed-torque characteristics. Keywords: CMIT, Delta Modulation, DCMIT, FCMIT, SPWM, THD I. Introduction Inversion is the process of conversion of dc power to ac power at a required output voltage, current and frequency. A static semiconductor inverter performs this electrical energy inverting transformation process. The output connection of an inverter is of two types. A voltage source inverter (VSI) is the one in which the DC input voltage remains constant and is independent of the current drawn by the load. The load voltage is specified by inverter while the drawn current shape is determined by the load. The DC power input to the inverter can be supplied by a power supply network or from a rotating alternator through a rectifier or a battery, fuel cell, PV array or by a magneto hydro generator. In recent years, industries works on mega power level. Today, it is not easy to connect a single power semiconductor switch directly to medium voltage or high voltage grids (2.3, 3.3, 4.16, or 6.9 kv). For these reasons, a new family of multilevel inverters has introduced as the solution for the problem in working with higher voltage levels. Multilevel inversion is a power conversion technique in which the output voltage of is obtained in steps. Hence the output voltage wave form becomes much closer to a sine wave and reduces the total harmonic distortion (THD).Multilevel inverters can be applied to higher power medium voltage control system. Multilevel inverters include an array of power semiconductors switches, capacitor voltage sources and dc voltage sources the output of which generate stepped output voltage waveforms. The power semiconductor switches must withstand some desired voltage level. II. Pulse Width Modulation Techniques 2.1: Single Pulse-Width Modulation The primary aim of any modulation technique is to generate gating signals. In this technique it is done by comparing a rectangular reference signal of amplitude A r with a triangular carrier wave of amplitude A c. The frequency of reference signal determines the frequency of the output waveform. The ratio of A r and A c is the control variable and termed as the amplitude of modulation index (M).By varying A r from 0 to A c, the pulse width can be modified and the rms output voltage varies accordingly. DOI: 10.9790/1676-10340112 www.iosrjournals.org 1 Page

Fig. 1.1: Single pulse width modulation 2.2: Sinusoidal Pulse Width Modulation (SPWM) Sinusoidal pulse width modulation technique is a very simple technique used for harmonic reduction. The sinusoidal pulse width modulation (SPWM) technique uses sinusoidal reference wave and triangular carrier wave to generate the gate pulses for the inverter. The operating principle of the SPWM technique for a single phase inverter can be explained with the help of figure 1.2. Sinusoidal reference wave (A r ), reference wave with 180 phase difference i.e. (-A r ) and triangular carrier wave (A c ) of higher frequency are shown in the first subplot. When the reference wave is greater than the triangular wave the gate signal is at on state otherwise it is at 0 volt. When the reference wave A r is greater than A c gate 1 is triggered. Similarly when -A r is greater than A c gate 2 is triggered. Fig.1.2: Operating principle of SPWM The output voltage of the three phase SPWM technique is shown in figure 1.3. The carrier signal and three reference signals is shown in 1 st subplot. The output voltage of the three phases is shown in 2 nd, 3 rd and 4 th subplot. DOI: 10.9790/1676-10340112 www.iosrjournals.org 2 Page

Fig.1.3: SPWM three phase output. Sinusoidal pulse width modulation technique for multilevel inverter is based on classical two level multilevel inverter technique. In this type of modulation technique, the pulse magnitude is taken to be constant and only pulse width is changed. There are two important defined parameters: i. Frequency Ratio P = ω c /ω m ii. Modulation Index M = A c / A r Here, ω c is the reference frequency, ω m is the carrier frequency,a r is reference signal amplitude and A c is carrier signal amplitude. 2.3: The Delta Modulation Technique In this technique, a sinusoidal signal is used as reference. A band is defined along the curvature of the sinusoidal signal with a suitable upper and lower limit. The band is called window. A triangular like carrier signal oscillates within the window. The two switching states of the generated gate signal is defined by the rise and fall of the carrier wave. This technique is also called hysteresis modulation. The output voltage can be changed by changing the frequency of the reference sinusoidal signal. Fig.1.4: Delta modulation waveforms. DOI: 10.9790/1676-10340112 www.iosrjournals.org 3 Page

A triangular signal performs forced oscillation in a definite window. Comparators are required to compare the reference and carrier waves. A circuit provided in figure 1.4 can generate the delta modulated gate signal. III. Multilevel Inversion Techniques 3.1: Diode Clamped Multilevel Inversion Technique (DCMIT): As the name suggests itself each diode connected across the input dc source is clamped to certain voltage level in order to get desired output voltage in steps. Capacitors are used in parallel with the dc voltage source to divide the potential and the capacitor terminals are used to produce desired voltage level at the output. In an m level diode clamped inverter number of devices required are given by, Number of capacitors = m-1 Number of switching devices = 2*(m-1) Number of clamping diodes = (m-1)*(m-2) Fig.1.5: One leg of diode clamped inverter circuit. 3.2: Flying Capacitor Multilevel Inversion Technique (FCMIT): Figure 1.6 shows single phase 3 level flying capacitor inverter configuration. A 3 level inverter will require one clamping capacitors per phase leg in addition to two main dc bus capacitors. The voltage levels and the arrangements of the flying capacitors in the FCMLI structure assures that the voltage stress across each main device is same and is equal to V dc /(m-1),for an m-level inverter. Fig.1.6: One leg of flying capacitor inverter circuit. 3.3: Cascaded Multilevel Inverter Technique (CMIT): A cascaded multilevel inverter consists of single phase, full H bridge inverter units. The general function of this multilevel inverter is to synthesize a desired voltage from several separate dc sources, which may be obtained from batteries, fuel cells, or solar cells. Unlike diode clamped inverter or flying capacitor multilevel inverter, cascaded multilevel inverter does not require any voltage clamping diodes or voltagebalancing capacitors. DOI: 10.9790/1676-10340112 www.iosrjournals.org 4 Page

Fig.1.7: One leg of cascaded inverter circuit. 4.1: Simulation for SPM IV. Simulations Fig.1.8: Single phase SPM Fig.1.9: Single phase SPM output DOI: 10.9790/1676-10340112 www.iosrjournals.org 5 Page

Fig.2.1: Single phase SPM applied to induction motor. 4.2: Simulation of SPWM Fig.2.2: Output of single phase SPM applied to induction motor. Fig.2.3: Single phase SPWM gate pulses. DOI: 10.9790/1676-10340112 www.iosrjournals.org 6 Page

Fig.2.4: Three phase SPWM gate pulse generation Fig.2.5: Three phase inverter circuit. Fig.2.6: Three phase SPWM applied to induction motor DOI: 10.9790/1676-10340112 www.iosrjournals.org 7 Page

Fig.2.7: Three phase SPWM output voltage waveforms. Fig.2.8: Three phase SPWM line current, speed and torque waveforms. Fig.2.9: Three phase SPWM line current, speed and torque waveforms with constant load. DOI: 10.9790/1676-10340112 www.iosrjournals.org 8 Page

4.3: Simulation of Delta Modulation. Fig.3.1: Delta modulation circuit. Fig.3.2: Single phase implementation of delta modulation. Fig.3.3: Output voltage and current waveform Fig.3.4: Output current, speed and electromagnetic torque DOI: 10.9790/1676-10340112 www.iosrjournals.org 9 Page

Fig.3.5: Three phase implementation of delta modulation. Fig.3.6: Block diagram of three phase implementation of delta modulation. Fig.3.7: Three phase output line voltage waveforms of delta modulation DOI: 10.9790/1676-10340112 www.iosrjournals.org 10 Page

Fig.3.8: Line current, speed and electromagnetic torque in three phase DM inverter 5.1: Harmonic Content Analysis V. Results And Discussion Table: 1.3 Modulation Technique Single Pulse-width Modulation (SPM) Applied DC Voltage (in Volt) 440 Frequency (in Hz) 50 RMS Value (in Volt) 381.4918 Total Harmonic Distortion 0.5970 Harmonic Content Fundamental 3 rd 5 th 7 th 9 th 11 th 13 th 15 th Volt 463.2319 94.7276 162.3614 120.1473 62.4890 74.7523 60.6352 17.5475 % 100 20.45 35.05 25.93 13.48 16.14 13.09 3.79 Table: 1.4 Modulation Technique Sinusoidal pulse Width Modulation (SPWM) Applied DC Voltage (in Volt) 440 Frequency (in Hz) 50 RMS Value (in Volt) 230.9213 Total Harmonic Distortion 1.3936 Harmonic Content Fundamental 3 rd 5 th 7 th 9 th 11 th 13 th 15 th Volt 190.3956 0.0026 0.0052 0.0042 0.0024 0.0030 0.0054 0.0028 % 100 0.00137 0.00273 0.00220 0.00126 0.00157 0.00284 0.00147 Table: 1.5 Modulation Technique Applied DC Voltage (in Volt) 440 Frequency (in Hz) 50 RMS Value (in Volt) 349.2848 Total Harmonic Distortion 0.8390 Delta Modulation (DM) 3 Phase Harmonic Content Fundamental 3 rd 5 th 7 th 9 th 11 th 13 th 15 th Volt 378.4159 0.7234 1.2024 0.6445 1.3875 1.7993 0.7178 0.9861 % 100 0.19116 0.31774 0.17031 0.36667 0.47548 0.18968 0.26058 DOI: 10.9790/1676-10340112 www.iosrjournals.org 11 Page

5.2: Discussion From the simulation results and harmonics analysis the percentage utilization of dc supply were calculated. Percentage utilization in delta modulation is 79.38% where as that of SPWM is 52.48%. Thus delta modulation is better in utilization of source. Harmonic content in SPM is quite more than that of SPWM and delta modulation. In SPWM and delta modulation the harmonic content are nearly equal. VI. Conclusion From the study of different modulation techniques and multilevel inverter concepts we conclude that, SPM modulation technique produces more harmonic content even with multilevel inverters. So it is not a reliable method to implement in ac drives. SPWM minimizes the harmonic content in output voltage but has low percentage dc utilization. Voltage to frequency ratio in SPWM is not constant. The delta modulation provides constant V/Hz up to defined value of frequency. The transition between the constant V/Hz and constant V regions is smooth. Low commutation rates for higher modulation index. On and off time of switches never falls below a given minimum value in delta modulation technique. Output voltage of a multilevel inverter has resemblance with pure sinusoidal waveform. By using multilevel inverter the harmonic content can be reduced up to some extent provided the pulse widths or switch on time of different dc voltage levels are optimized. Higher the level of inverter lesser the harmonic contents. But for higher levels circuit equipment like switches, capacitors and diodes are more. So the cost of the devise is more. Circuit complexity also increases with higher level inverters. Thus much higher level inverters are not preferable for practical application. References Journal Papers: [1] P. D. Ziogas, The delta modulation techniques in static PWM inverters, IEEE Transactions on Ind. Applications, Mar/Apr. 1981, pp. 199-204. [2] J. S. Lai and F. Z. Peng, Multilevel Converter- A New Breed Power Converter, IEEE IAS Annual Meeting Conf. Record, pp. 2348-2356, 1995. [3] A. von Jouanne, P. Enjeti, and W. Gray, Application issues for PWM adjustable speed AC motor drives, IEEE Ind. Applicat. Mag., vol. 2, pp. 10 18, Sept./Oct. 1996. [4] [2] J. M. Erdman, R. J. Kerkman, D. W. Schlegel, and G. L. Skibinski, Effect of PWM inverters on AC motor bearing currents and shaft voltages IEEE Trans. Ind. Applicat., vol. 32, pp. 250 259, Mar./Apr. 1996. Books: [5] Muhammad H. Rashid, Power Electronics Circuits, Devices and Applications, Pearson Education, Inc., 2004, pp. 226-294 & pp. 406-428. [6] Dr. P. S. Bimbhra, Power Electronics. Khanna Publication, New Delhi. 5th Edition, 2012, pp. 501-507. [7] D. P. Kothari and I. J. Nagrath, Electric Machines, Tata McGraw Hill Education Pvt. Ltd., 3rd Edition, 1985, pp. 592-593. Theses: [8] I. Maswood and S. Anjum, Delta Modulation with PI Controller - A Comparative Study, J. Electromagnetic Analysis & Applications, 2009, pp. 145-151. DOI: 10.9790/1676-10340112 www.iosrjournals.org 12 Page