MULTI-LEVEL STOCHASTIC PROCESSING CIRCUITS

Similar documents
High-Speed Stochastic Circuits Using Synchronous Analog Pulses

Design and Evaluation of Stochastic FIR Filters

A Transistor-Level Stochastic Approach for Evaluating the Reliability of Digital Nanometric CMOS Circuits

A New Adaptive Analog Test and Diagnosis System

End-to-End Stochastic Computing

CS 6135 VLSI Physical Design Automation Fall 2003

A Novel Approach to 32-Bit Approximate Adder

1644 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 25, NO. 5, MAY 2017

Data Word Length Reduction for Low-Power DSP Software

Efficient Dedicated Multiplication Blocks for 2 s Complement Radix-2m Array Multipliers

Automated FSM Error Correction for Single Event Upsets

RTL Power Estimation for Large Designs

Innovative Approach Architecture Designed For Realizing Fixed Point Least Mean Square Adaptive Filter with Less Adaptation Delay

High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL

Keshab Parhi Electrical and Computer Engineering

Rutgers University Assistant Teaching Professor, ECE Department, Sep Dec 2016

Highly Reliable Arithmetic Multipliers for Future Technologies

Implementation of Memory Less Based Low-Complexity CODECS

International Journal of Advanced Research in Computer Science and Software Engineering

Embedded Error Compensation for Energy Efficient DSP Systems

Introduction (concepts and definitions)

A BIST Circuit for Fault Detection Using Recursive Pseudo- Exhaustive Two Pattern Generator

CORDIC Algorithm Implementation in FPGA for Computation of Sine & Cosine Signals

AN EFFICIENT DESIGN OF ROBA MULTIPLIERS 1 BADDI. MOUNIKA, 2 V. RAMA RAO M.Tech, Assistant professor

Fixed Point Lms Adaptive Filter Using Partial Product Generator

Estimation of Real Dynamic Power on Field Programmable Gate Array

VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing

A New Architecture for Signed Radix-2 m Pure Array Multipliers

Optimizing Stochastic Circuits for Accuracy-Energy Tradeoffs

Energy-Efficient Hybrid Stochastic-Binary Neural Networks for Near-Sensor Computing

CENTRE FOR DISTANCE EDUCATION ACHARYA NAGARJUNA UNIVERSITY:: NAGARJUNA NAGAR (A.P)

DAV Institute of Engineering & Technology Department of ECE. Course Outcomes

Oscillation Ring Test Using Modified State Register Cell For Synchronous Sequential Circuit

Low Complexity Cross Parity Codes for Multiple and Random Bit Error Correction

4202 E. Fowler Ave., ENB118, Tampa, Florida kose

Статистическая обработка сигналов. Введение

USING EMBEDDED PROCESSORS IN HARDWARE MODELS OF ARTIFICIAL NEURAL NETWORKS

QUESTION BANK SUBJECT: DIGITAL COMMUNICATION (15EC61)

Journal Title ISSN 5. MIS QUARTERLY BRIEFINGS IN BIOINFORMATICS

Vol. 5, No. 6 June 2014 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved.

Modified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier

THIS brief addresses the problem of hardware synthesis

On Built-In Self-Test for Adders

Index Terms. Adaptive filters, Reconfigurable filter, circuit optimization, fixed-point arithmetic, least mean square (LMS) algorithms. 1.

IN RECENT years, wireless multiple-input multiple-output

ADAPTIVE channel equalization without a training

Multilevel RS/Convolutional Concatenated Coded QAM for Hybrid IBOC-AM Broadcasting

Approximating Complex Arithmetic Circuits with Formal Error Guarantees: 32-bit Multipliers Accomplished

Pipelined Linear Convolution Based On Hierarchical Overlay UT Multiplier

Kalman Filtering, Factor Graphs and Electrical Networks

Auditory modelling for speech processing in the perceptual domain

Design Of Arthematic Logic Unit using GDI adder and multiplexer 1

Design of an optimized multiplier based on approximation logic

IMPROVED QR AIDED DETECTION UNDER CHANNEL ESTIMATION ERROR CONDITION

TWO ALGORITHMS IN DIGITAL AUDIO STEGANOGRAPHY USING QUANTIZED FREQUENCY DOMAIN EMBEDDING AND REVERSIBLE INTEGER TRANSFORMS

Design and simulation of a QCA 2 to 1 multiplexer

THE EFFECT of multipath fading in wireless systems can

Tactile Interface for Navigation in Underground Mines

Low Power Approach for Fir Filter Using Modified Booth Multiprecision Multiplier

Design of NCO by Using CORDIC Algorithm in ASIC-FPGA Technology

A Novel Architecture for Quantum-Dot Cellular Automata Multiplexer

This list supersedes the one published in the November 2002 issue of CR.

Energy Efficient Code Converters Using Reversible Logic Gates

POWER OPTIMIZED DATAPATH UNITS OF HYBRID EMBEDDED CORE ARCHITECTURE USING CLOCK GATING TECHNIQUE

Error Propagation Significance of Viterbi Decoding of Modal and Non-Modal Ternary Line Codes

Webpage: Volume 3, Issue V, May 2015 ISSN

JDT LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER

Sno Projects List IEEE. High - Throughput Finite Field Multipliers Using Redundant Basis For FPGA And ASIC Implementations

Compensation of Analog-to-Digital Converter Nonlinearities using Dither

Recursive Pseudo-Exhaustive Two-Pattern Generator PRIYANSHU PANDEY 1, VINOD KAPSE 2 1 M.TECH IV SEM, HOD 2

REALIAZATION OF LOW POWER VLSI ARCHITECTURE FOR RECONFIGURABLE FIR FILTER USING DYNAMIC SWITCHING ACITIVITY OF MULTIPLIERS

Finite Word Length Effects on Two Integer Discrete Wavelet Transform Algorithms. Armein Z. R. Langi

Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm

AN IMPROVED NEURAL NETWORK-BASED DECODER SCHEME FOR SYSTEMATIC CONVOLUTIONAL CODE. A Thesis by. Andrew J. Zerngast

Mobile Wireless Channel Dispersion State Model

Communications I (ELCN 306)

MULTICARRIER communication systems are promising

EE482: Digital Signal Processing Applications

Detection of SINR Interference in MIMO Transmission using Power Allocation

Towards Brain-inspired Computing

Millimeter Wave Small-Scale Spatial Statistics in an Urban Microcell Scenario

Performance Evaluation of BPSK modulation Based Spectrum Sensing over Wireless Fading Channels in Cognitive Radio

Mel Spectrum Analysis of Speech Recognition using Single Microphone

Using One hot Residue Number System (OHRNS) for Digital Image Processing

Variable Step-Size LMS Adaptive Filters for CDMA Multiuser Detection

P a g e 1. Introduction

TIMIT LMS LMS. NoisyNA

An area optimized FIR Digital filter using DA Algorithm based on FPGA

Postprint. This is the accepted version of a paper presented at IEEE International Microwave Symposium, Hawaii.

System-Level Simulation for Continuous-Time Delta-Sigma Modulator in MATLAB SIMULINK

Figure 1. Artificial Neural Network structure. B. Spiking Neural Networks Spiking Neural networks (SNNs) fall into the third generation of neural netw

Implementation of FPGA based Design for Digital Signal Processing

Average Delay in Asynchronous Visual Light ALOHA Network

PRECISION FOR 2-D DISCRETE WAVELET TRANSFORM PROCESSORS

Neural Network Synthesis Beamforming Model For Adaptive Antenna Arrays

TIMA Lab. Research Reports

of the 1989 International Conference on Systolic Arrays, Killarney, Ireland Architectures using four state coding, a data driven technique for

Design and Implementation of Digit Serial Fir Filter

REVIEW OF COOPERATIVE SCHEMES BASED ON DISTRIBUTED CODING STRATEGY

Analysis on Extraction of Modulated Signal Using Adaptive Filtering Algorithms against Ambient Noises in Underwater Communication

Transcription:

. Porto Alegre, 29 de abril a 3 de maio de 2013 MULTI-LEVEL STOCHASTIC PROCESSING CIRCUITS KONZGEN, PIETRO SERPA pietroserpa@yahoo.com.br INSTITUTO FEDERAL SUL-RIO-GRANDENSE SOUZA JR, ADÃO ANTÔNIO adaojr@gmail.com MARQUES, WILLIAM RODRIGUES williamrodriguesmarques@gmail.com

Introduction Stochastic arithmetic- E{px}=XN Stochastic Operators Advantages : - Low area -Fault Tolerance Disadvantages- -Length pulse streams (K)

Resolution and Convergence Resolution X Convergence -K quadruples with the resolution r

Resolution and variance Importance of the variance in the length of the pulse stream New technique to decrease the resulting variance of stochastic codification

Multi-level Stochastic Codification (MSC) Basic principle - the dynamic range of the values in the stochastic number generator is split in L parts and each part is separately encoded in a pulse stream.

Parallel Stochastic Codification (PSC) Basic principle - each value is represented by J stochastic numbers generated with uncorrelated random sequence.

Behavior of the variance -Maximum value for variance will occur in the center of the dynamic range -Figure shows theoretical and simulated variance for a fixed value of K. -Variance is normalized by 1/K, where K is the average estimator depth.

Length K in the techniques MSC and PSC The number of K samples needed for the representation of a given value with a resolution r is defined by the following equation: J->linear relationship L->quadratic relationship

Observations Length K decreases quadratically with increasing L The area consumed by the multiplier increases quadratically with increasing of L p y1 2 p y2 2 p x1 2 p x2 2 p sel1 p o2 2 p o1 2 Multilevel stochastic multiplier for a data representation with two subsections (L=2). p sel2

Conclusions MSC is a viable alternative to implement stochastic arithmetic systems Despite being a good alternative in stochastic circuit design, still do not know how this technique affects the system fault tolerance

Future works Main lines: -fault tolerance -automated synthesis. -Behavior of variance Main focus: compare multilevel and stochastic parallel circuits for various failure scenarios and assess its robustness

References Gaines, B.R., Stochastic computing, Proc. AFIPS Spring Joint Computer Conf., pp.149-156, 1967. Alaghi, A., Hayes, J.P., Survey of stochastic computing, ACM Trans. Embedded Computing Systems, 2012. Peng Li; Weikang Qian; Lilja, D.J. A stochastic reconfigurable architecture for fault-tolerant computation with sequential logic. Proc. 2012 IEEE 30th International Conference on Computer Design (ICCD), pp. 303-308, 2012. Brown, B. D. and Card, H. C., Stochastic neural computation I: Computational elements, IEEE Transactions on Computers, vol. 50, pp. 891 905, September, 2001. Alaghi, A.; Hayes, J. P. A Spectral Transform Approach to Stochastic Circuits, Proc. of the 2012 IEEE 30th International Conference on Computer Design ICCD 12. Pp. 315-321, 2012. Wang, C.; Li, P. Lilja, D. J.; Bazargan, K.; Riedel, M. D. An efficient implementation of numerical integration using logical computation on stochastic bit streams, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Pp. 156-162, Nov, 2012. L., Peng; Qian, W; Riedel, M. ; Bazargan, K.; Lilja, D. J. The Synthesis of Linear Finite State Machine-Based Stochastic Computational Eleements. Proceedings of 2012 17th Asia and South Pacific Design Automation Conference - ASP-DAC, pp. 757-762, 2012. Li, P; Lilja, D. J.; Qian, W.; Bazargan, K.; Riedel, M. ; The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic. Proceedings of the International Conference on Computer-Aided Design - ICCAD '12. pp. 480-487, 2012. Ma, Chengguang; Zhong, Shunan, Dang, Hua. Understanding Variance Propagation in Stochastic Computing Systrems 2012 IEEE 30th International Conference on Computer Design (ICCD), pp. 213-218, 2012 IEEE 30th International Conference on Computer Design (ICCD), 2012. Gupta, P. K.; Kumaresan, R. Binary Multiplication with PN Sequences IEEE Transactions on Acoustics Speech and Signal Processing, vol. 36, n. 4, April, 1988. Widrow, B. and Kollár, I. "Quantization Noise: Roundoff Error in Digital Computation, Signal Processing, Control, and Communications," Cambridge University Press, Cambridge, UK, 2008. 778 p. Souza Jr. A.; Carro, L. Highly Digital, Low-Cost Design of Statistic Signal Acquisition in SoCs. Design Automation and Test in Europe DATE 04, pp. 10-15, France, 2004. Wolfram, S. Random Sequences Generation by Celular Automata Advances in Applied Mathematics. v. 7, pp123-169, 1986. MARQUES, W. R. SOUZA JR, A.A. GUIMARÃES, G. T.