Linköping University. Reinventing research and education

Similar documents
What will we do next time?

Lecture 2, Amplifiers 1. Analog building blocks

Design cycle for MEMS

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Introduction to VLSI ASIC Design and Technology

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

MOS IC Amplifiers. Token Ring LAN JSSC 12/89

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

DIGITAL VLSI LAB ASSIGNMENT 1

Chapter 1. Introduction

Design and Layout of Two Stage High Bandwidth Operational Amplifier

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Chapter 2 : Semiconductor Materials & Devices (II) Feb

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

Analog Integrated Circuit Design Exercise 1

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

University of Pittsburgh

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Lecture 26 - Design Problems & Wrap-Up. May 15, 2003

8. Characteristics of Field Effect Transistor (MOSFET)

INF4420 Switched capacitor circuits Outline

Experiment #7 MOSFET Dynamic Circuits II

Carleton University. Faculty of Engineering and Design, Department of Electronics. ELEC 2507 Electronic - I Summer Term 2017

Analog IC Design 2010

EE Analog and Non-linear Integrated Circuit Design

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers

Submission date: Wednesday 21/3/2018

Lecture Wrap up. December 13, 2005

INF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen

Communication Microelectronics ELCT508 (W17) Lecture 1: Introduction Dr. Eman Azab Assistant Professor Office: C

CMOS Technology for Computer Architects

MOS Field-Effect Transistors (MOSFETs)

Electronic Circuits for Mechatronics ELCT609 Lecture 1: Introduction

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Physics 364, Fall 2012, reading due your answers to by 11pm on Thursday

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

MOS Capacitance and Introduction to MOSFETs

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Analog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology

An Analog Phase-Locked Loop

Lecture 0: Introduction

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Low voltage, low power, bulk-driven amplifier

INF4420. Outline. Switched capacitor circuits. Switched capacitor introduction. MOSFET as an analog switch 1 / 26 2 / 26.

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

Course Outcome of M.Tech (VLSI Design)

Session 2 MOS Transistor for RF Circuits

ET475 Electronic Circuit Design I [Onsite]

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

CS/EE 181a 2010/11 Lecture 1

6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers

Field Effect Transistors

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

0.85V. 2. vs. I W / L

Design of a Restartable Clock Generator for Use in GALS SoCs

Advanced Operational Amplifiers

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

Homework Assignment 07

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Digital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.

Academic Course Description. VL2004 CMOS Analog VLSI Second Semester, (Even semester)

EECS150 - Digital Design Lecture 2 - CMOS

INTRODUCTION TO ELECTRONICS EHB 222E

Design and Simulation of Low Dropout Regulator

2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)

Device Technologies. Yau - 1

NAME: Last First Signature

Yet, many signal processing systems require both digital and analog circuits. To enable

ECE 255, MOSFET Amplifiers

ECE315 / ECE515 Lecture 7 Date:

Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages

Review Sheet for Midterm #2

DAT175: Topics in Electronic System Design

Design of Gain Enhanced and Power Efficient Op- Amp for ADC/DAC and Medical Applications

Reading. Lecture 17: MOS transistors digital. Context. Digital techniques:

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

ELEC 350L Electronics I Laboratory Fall 2012

Device Technology( Part 2 ): CMOS IC Technologies

Design of Rail-to-Rail Op-Amp in 90nm Technology

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier

Experiment #6 MOSFET Dynamic circuits

ECE315 / ECE515 Lecture 9 Date:

Common-Source Amplifiers

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

A new class AB folded-cascode operational amplifier

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

BJT Amplifier. Superposition principle (linear amplifier)

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

ECEN474: (Analog) VLSI Circuit Design Fall 2011

Designing of a 8-bits DAC in 0.35µm CMOS Technology For High Speed Communication Systems Application

Digital Electronics Part II - Circuits

Transcription:

Linköping University Reinventing research and education J Jacob Wikner Electronics Systems Department of Electrical Engineering

Lecture 1, ANDA Course introduction, CMOS basics

Analog design, second course (ANDA) What is "analog"? What are integrated circuits? What is "second" course? What is "board level", "circuit level"? 3 of 336

Web resources WWW: http://www.es.isy.liu.se/courses/anda WP: http://mixedsignal.wordpress.com FB: http://www.facebook.com/mixedsignal Twitter: @jjwikner 4 of 336

Studiehandboken 1 5 of 336

Studiehandboken 2 6 of 336

Studiehandboken 3 7 of 336

A brief history of time 1 Course has been around since the 1980's Constantly evolving (you are the guinea pigs) New for this year Updated lessons material Established quizzes in studiehandboken Back to transmission line theory More oriented towards PCB-related issues 8 of 336

Analog design, advanced course J Jacob Wikner (Lectures, Lesson, Labs, Miniproject) Ph.D. Linköping University, 2001 Ericsson, Infineon, Sicon, Anacatum, Cognicatus, IVP, LiU Mohammed Reza Sadeghifar (Lessons ANDA) Ph.D. student Master Science, LiU 9 of 336

What is "analog" (bar voltage/current)? A large amount of trade-offs Design targets not as "orthogonal" as in digital design. There are no good tools to support these trade-offs There is no automated synthesis (c.f., the systemc/rtl-to-fpga flow) There is no direct porting between new processes and geometries Plenty of guru knowledge required 10 of 336

What is an integrated circuit? @1947 11 of 336

What is an integrated circuit? @1959 Courtesy of Texas Instruments 12 of 336

What is an integrated circuit? @2010 Courtesy of Advanced Micro Devices, Inc. (AMD) (Stretched picture) 13 of 336

What is a board-level system? http://en.wikipedia.org/wiki/gnu_free_documentation_license 14 of 336

What is an integrated circuit? @future "Everything" will integrate into one single chip Mixed-signal RF Digital Analog Memories Communication http://en.wikipedia.org/wiki/gnu_free_documentation_license 15 of 336

A brief history of time 2 Compare with Moore's law Every blah-blah month, the complexity doubles Does analog scale? With lower geometries, does analog become better - or worse? What's the main limitation? Cost? Physics? Law-ofnature? A brief history of time... 16 of 336

Course elements Lessons follow lectures Three Laboratories (software) A set of computer-aided lessons 2 x 2 hours Exam Written exam, open-book Quizzes Five (best-of-three) 17 of 336

Course outline - Lectures 1 # TSEI12 ANDA 1 Introduction, MOS transistors basics and board-level basics. What does the inside of a CMOS IC look like? Basic building blocks and how do they behave from an analog point of view? What is a PCB? What is the nomenclature? What is the state of the art on this side? What does a resistor look like? Differences between PCB and silicon? 2 Analog circuits 1. Amplifiers, phase margin and stability. We start with the most basic circuits, such as single-stage amplifiers and work our way upwards. Why is in stability a problem and how to mitigate those problems. 3 Analog circuits 2. More amplifiers of different kinds. In some applications, high-speed amplifiers, or high-gain amplifiers are required and how do we design them? What to look for in data sheets when assembling. 18 of 336

Course outline - Lectures 2 # TSEI12 ANDA 4 Noise and performance measures. How accurate is "accurate"? For any system and given global specification we have to break it down into the subcomponents of our board/chip. We need to understand what cost measures to apply. We consider terms as SFDR, SNDR, INL/DNL, etc. In many applications, signal levels and required resolution are very demanding. We need to design for low-noise and wide bandwidth. How do we calculate the noise in our signal chain? How can we decouple to further reduce noise? 5 PCB vs. Silicon characteristics. Even a small board becomes big when the clock frequencies are high. Any metal strip will have a certain delay and reflections in the interconnections will also hurt the signal. How do we cope with this on a PCB? How can we prepare our circuits for these environments? What kind of tools do we have? Termination methods such as parallel- or serial termination, etc. 19 of 336

Course outline - Lectures 3 # TSEI12 ANDA 6 Filters and data converters To condition our signals we need filters - what types? How should supply decoupling capacitors be selected? How many, etc.? In the digital-to-analog interface we need data converters. How do we adjust voltage levels, etc., to align the digital with the analog interface? 7 Timing, Clocking 1 In a mixed-signal domain, how do we clock our devices and how do we minimize the noise from the digital domain into the analog domain? Should we share ground? Have one ground plane? How is the switching noise from the clock fed into the analog domain? Return currents. Analog differential signalling. How do we signal between different ICs, what standards are there? TTL, ECL, CML, CMOS, LVDS, etc. 20 of 336

Course outline - Lectures 4 # TSEI12 ANDA 8 Other aspects. Summary Advanced clocking - PLL and DLL, asynchronous protocols. ESD. Q & A. Summary A Invited lecture 1 (if time and schedule permits) B Invted lecture 2 (if time and schedule permits) 21 of 336

Laboratory Three software labs (compulsory attendance) CMOS amplifiers (including introduction to the Cadence environment) Decoupling capacitors Termination and transmission lines Computer-aided lessons (towards the end of the course) Solving problems together with the computer 22 of 336

Exam Open-book exam!!! All material can be brought to the exam No calculators Five exercises á five points Be strategic Pick your exercises 23 of 336

Quizzes Five random questions distributed One point on each Maximum three points that can be accounted for in the exam Valid for three exam occasions (March, June, August) You will get instant feedback 24 of 336

Quiz example In a common-source amplifier, to minimize the output-referred noise, how should you design the transconductance of the active load? 1) To be as high as possible Vb V out 2) To be as low as possible 3) The active load does not add noise to the output V in 25 of 336

Books High Speed Digital Design: A Handbook of Black Magic, Johnsson and Graham Analog Integrated Circuit Design, Johns and Martin Signal and Power Integrity - Simplified, Bogatin Distributed material Web resources... and you need to do some of your own research 26 of 336

Why analog design? Interface to the real world is analog. SOC, integration of several different components on one piece of silicon and one board Always: go to digital as soon as possible Data converters are your interfaces - and who designs them? Always: go to integrated solutions as soon as possible Much larger variety of options, even analog is programmable 27 of 336

Where could this lead? Linköping master thesis at the CES 2012 (Las Vegas) Fingerprints strikes a deal with Tier 1 Signal Processing Devices AB AnaCatum Design AB... and more... 28 of 336

Zzzzzzz, zzzz - get to the point! 29 of 336

MOS transistor I hate semiconductor physics... for me, it is about a couple of symbols and formulas related to them ID D V DS B V BS G V GS V SG S G S ID (a) NMOS B V SB D V SD (b) PMOS 30 of 336

The physical aspects "Planar" technology Operations Saturation Linear Off Capacitive effects etc, etc 31 of 336

The regions Subthreshold (cut-off) Linear (low gain) Saturation (high gain) I 0 I α ( 2 V eff V ds V 2ds ) I α V 2eff V eff <0 V eff >0, V ds <V eff V eff >0, V ds >V eff 32 of 336

The second-order effects Subthreshold I I D0 e Linear V eff k T /q Saturation I α ( 2 V eff V ds V 2 ds ) V ds I α V 1+ Vθ 2 eff ( ) V T =V T0 +γ ( 2 Φ F V BS 2 Φ F ), V θ=1/ λ 34 of 336

The first amplifier A common-source amplifier v out =V DD R L I D RL Saturation region V out v out =V DD R L α %v 2eff V in Linear region v out =V DD R L α ( 2 v out %v eff v 2 out ) M1 35 of 336

A simple testbench 36 of 336

The second order effects 38 of 336

The second-order effects, cont'd The derivative (lower graph) is the DC gain. The peak is reduced. 39 of 336

Board activities... The large-signal scenario Continued The small-signal scenario (Next lecture) Design centering Operating point 40 of 336

What did we do today? Introduction to the course Labs, quizzes, exam, etc. The transistor Operating regions Functionality First amplifier and parameters A starting point for the lessons 41 of 336

What will we do next time? Small-signal schematics Linearization Further work on the analog building blocks Common-source, common-drain, common-gate, etc. Stability and why 42 of 336