EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

Similar documents
EQUALIZERS. HOW DO? BY: ANKIT JAIN

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN720: High-Speed Links Circuits and Systems Spring 2017

To learn fundamentals of high speed I/O link equalization techniques.

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization

ECEN720: High-Speed Links Circuits and Systems Spring 2017

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

eye_eq Program Tutorial

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

Chapter 9. Digital Communication Through Band-Limited Channels. Muris Sarajlic

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

High-Speed Links. Agenda : High Speed Links

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

VLSI Broadband Communication Circuits

CAUI-4 Chip Chip Spec Discussion

Xilinx Answer Link Tuning For UltraScale and UltraScale+

A 24Gb/s Software Programmable Multi-Channel Transmitter

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

ECS455: Chapter 5 OFDM

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

Equalization. Isolated Pulse Responses

High Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By

A Power-Scalable 7-Tap FIR Equalizer with Tunable Active Delay Line for 10-to-25Gb/s Multi-Mode Fiber EDC in 28nm LP-CMOS

Delft University of Technology Faculty of Electrical Engineering, Mathematics and Computer Science

Prepared for the Engineers of Samsung Electronics RF transmitter & power amplifier

56+ Gb/s Serial Transmission using Duobinary Signaling

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)

ECEN720: High-Speed Links Circuits and Systems Spring 2017

08-027r2 Toward SSC Modulation Specs and Link Budget

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

Chip-to-module far-end TX eye measurement proposal

Care and Feeding of the One Bit Digital to Analog Converter

ADAPTIVE DECISION FEEDBACK EQUALIZATION FOR MULTI-Gbps DATA LINKS

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs

Care and Feeding of the One Bit Digital to Analog Converter

Baseline COM parameters for 50G Backplane and Copper Cable specifications

10GBASE-T T Tutorial. SolarFlare Communications IEEE Kauai, Hawaii. November 11, 2002

Building IBIS-AMI Models from Datasheet Specifications

A PROGRAMMABLE PRE-CURSOR ISI EQUALIZATION CIRCUIT FOR HIGH-SPEED SERIAL LINK OVER HIGHLY LOSSY BACKPLANE CHANNEL

QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable. Motivation for Using QAM

Mobile and Personal Communications. Dr Mike Fitton, Telecommunications Research Lab Toshiba Research Europe Limited

EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Agenda

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

ECE 630: Statistical Communication Theory

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

New SI Techniques for Large System Performance Tuning

Evaluation of channel estimation combined with ICI self-cancellation scheme in doubly selective fading channel

The Radio Channel. COS 463: Wireless Networks Lecture 14 Kyle Jamieson. [Parts adapted from I. Darwazeh, A. Goldsmith, T. Rappaport, P.

Orthogonal Frequency Domain Multiplexing

Results of a Practical Measurement System for the TP3 Comprehensive Stressed Receiver Sensitivity and Overload Test

Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

Notes on OR Data Math Function

TETRA Tx Test Solution

Receiver Designs for the Radio Channel

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

Revision of Channel Coding

Small-Scale Fading I PROF. MICHAEL TSAI 2011/10/27

Lecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

EE3723 : Digital Communications

Low Power Digital Receivers for Multi- Gb/s Wireline/Optical Communication

Validation & Analysis of Complex Serial Bus Link Models

Contents. Telecom Service Chae Y. Lee. Data Signal Transmission Transmission Impairments Channel Capacity

ECEN620: Network Theory Broadband Circuit Design Fall 2014

A Blind Baud-Rate CDR and Zero-Forcing Adaptive DFE for an ADC-Based Receiver. Clifford Ting

Advanced Architectures for Self- Interference Cancellation in Full-Duplex Radios: Algorithms and Measurements

New Technique Accurately Measures Low-Frequency Distortion To <-130 dbc Levels by Xavier Ramus, Applications Engineer, Texas Instruments Incorporated

Advanced Optical Communications Prof. R.K Shevgaonkar Department of Electrical Engineering Indian Institute of Technology, Bombay

Experimental results on single wavelength 100Gbps PAM4 modulation. Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

A 5Gb/s Speculative DFE for 2x Blind ADC-based Receivers in 65-nm CMOS. Siamak Sarvari

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

Correlation, Interference. Kalle Ruttik Department of Communications and Networking School of Electrical Engineering Aalto University

Reuse Within a Cell - Interference Rejection or Multiuser Detection? Signals and Systems Group

Project: IEEE P Working Group for Wireless Personal Area Networks N

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

Lab 3.0. Pulse Shaping and Rayleigh Channel. Faculty of Information Engineering & Technology. The Communications Department

MIMO Systems and Applications

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar

EE5713 : Advanced Digital Communications

Decision Feedback Equalizer A Nobel Approch and a Comparitive Study with Decision Directed Equalizer

OFDMA Networks. By Mohamad Awad

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Linearity Improvement Techniques for Wireless Transmitters: Part 1

THE computational complexity of optimum equalization of

EITN85, FREDRIK TUFVESSON, JOHAN KÅREDAL ELECTRICAL AND INFORMATION TECHNOLOGY. Why do we need UWB channel models?

Lecture 9, ANIK. Data converters 1

The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1

!!!!!!! KANDOU S INTERFACES! FOR HIGH SPEED SERIAL LINKS! WHITE PAPER! VERSION 1.9! THURSDAY, MAY 17, 2013!!

For IEEE 802.3ck March, Intel

Tuesday, March 22nd, 9:15 11:00

All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D.

Transcription:

EE29C Spring 211 Lecture 5: Equalization Techniques Elad Alon Dept. of EECS Link Channels Attenuation [db] -1-2 -3-4 -5 9" FR4, via stub 9" FR4 26" FR4-6 26" FR4, via stub 2 4 6 8 1 frequency [GHz] EE29C Lecture 5 2

Inter-Symbol Interference Channel is band-limited I.e., dispersive (low pass) Short TX pulses get spread out Low latency Also get reflections Z mismatches, connectors, etc. Longer latency pulse response 1.8.6.4.2 Tsymbol=16ps 1 2 3 ns EE29C Lecture 5 3 Why ISI Matters 1.8 Eye Diagram Amplitude.6.4.2 2 4 6 8 1 12 14 16 18 Symbol time First sample doesn t even reach RX threshold Suffers ISI from all previous zero bits Middle sample hardly different from first.2 trailing ISI (from previous symbol) and.1 leading ISI (from next symbol) EE29C Lecture 5 4

Equalization + = Basic goal is to flatten channel response I.e., in time domain, get back our nice clean pulse For low-pass channel, equalizer boosts high frequencies EE29C Lecture 5 5 History Equalization been around for a very long time What makes electrical interfaces unique: Performance Power and area constraints EE29C Lecture 5 6

Equalizer Types More alphabet soup CTLE, ZFE, DFE, RX FIR, MMSE, Three basic distinctions: Linear vs. Non-Linear Continuous Time vs. Discrete Time Minimize ISI vs. Minimize ISI + Noise EE29C Lecture 5 7 Continuous Time Linear Equalizer (CTLE) EE29C Lecture 5 8

CTLE Implementation, Limitations EE29C Lecture 5 9 Linear FIR EE29C Lecture 5 1

Transmitter FIR Example Tx Data Anticausal taps.7.5 Unequalized Equalization Pulse End of Line Voltage.3.1 Causal taps -.1 -.3..3.6.9 1.2 time (ns) EE29C Lecture 5 11 Setting the Coefficients Assume channel response is known for now See later how to estimate it Most basic approach: zero-forcing (ZFE) Single-bit Channel Response Equalized Response EE29C Lecture 5 12

ZFE Setting Formulation (Math ) EE29C Lecture 5 13 Zero-Forcing : Desired Response EE29C Lecture 5 14

Final Coefficients: Least Squares EE29C Lecture 5 15 Transmitter FIR Revisited Tx Data Anticausal taps.7.5 Unequalized Equalization Pulse End of Line Voltage.3.1 Causal taps -.1 -.3..3.6.9 1.2 time (ns) Can t generally use ZFE result directly TX has a peak swing constraint At same max. swing, RX amplitude reduced Is this a problem? EE29C Lecture 5 16

The Fundamental Issue: Noise Attenuation [db] -5-1 -15 equalized unequalized -2 frequency [GHz] -25.5 1 1.5 2 2.5 ZFE eliminates ISI But increases magnitude of noise relative to signal Noise enhancement Particularly bad on channels with notches TX/RX eq. needs large atten./gain EE29C Lecture 5 17 An Alternate Approach: MMSE Don t just cancel ISI Find optimal balance between noise and ISI Minimum Mean Squared Equalizer: EE29C Lecture 5 18

MMSE vs. ZFE, Limitations MMSE allows residual ISI But amplifies noise less Normalized Amplitide 1.8.6.4.2 Unequalized ZFE MMSE 1 2 3 4 5 6 7 8 9 1 11 Symbol Number Unfortunately, MMSE not so straightforward to apply in links Harder to adapt (more later) Noise may not be known EE29C Lecture 5 19 Good News: There Is Another Way Once you know which bit was transmitted You also know exactly what ISI that bit will cause Why not directly cancel the ISI you know is 2 4 6 8 1 12 14 coming? Symbol time 16 18 Amplitude 1.8.6.4.2 EE29C Lecture 5 2

Decision Feedback Equalization (DFE) RX_in Pulse response time FIR Filter Key advantage: no noise enhancement Feedback signal based on perfect digital bits ISI subtracted based on those bits EE29C Lecture 5 21 DFE Issues Only handles postcursors May still need linear (feedforward) filter for pre-cursors RX_in What happens when RX makes a mistake? EE29C Lecture 5 22

DFE Issues: Timing RX_in Need to do all of the following in at most 1UI: Resolve the (small) bit Scale the bit by the coefficient Sum the new analog value EE29C Lecture 5 23 Pulse Shape Interaction RX_in Ideal DFE would actually settle within.5ui Otherwise affects edge position FIR filter can have same issue Fixing it requires an over-sampled (fractional) equalizer EE29C Lecture 5 24

Fractional Equalization Normalized Amplitude 1.8.6.4.2 Symbol-spaced 2x Oversampled 1 2 3 4 5 6 7 8 9 1 Symbol Number EE29C Lecture 5 25