Satish Chandra, Assistant Professor, P P N College, Kanpur 1

Similar documents
Logic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1

COMBINATIONAL CIRCUIT

Binary Adder and Subtractor circuit

Combinational Circuits DC-IV (Part I) Notes

(a) (b) (c) (d) (e) (a) (b) (c) (d) (e)

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

Computer Organization and Components

DIGITAL LOGIC COMPUTER SCIENCE

Function Table of 74LS138, 3-to-8 Decoder +5V 6 G1 4 G2A 5 G2B. 4-to-16 Decoder using two 74LS139, 3-to-8 Decoder

Digital Electronics. Functions of Combinational Logic

Function Table of an Odd-Parity Generator Circuit

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

EXPERIMENT NO 1 TRUTH TABLE (1)

Computer Hardware Engineering (IS1200) Computer Organization and Components (IS1500) Fall 2017 Lecture 7: Combinational Logic

TABLE 3-2 Truth Table for Code Converter Example

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

Data output signals May or may not be same a input signals

Synthesis of Balanced Quaternary Reversible Logic Circuit

Syllabus for: Electronics for F Y B Sc (Electronics) Semester- 1 (With effect from June 2014) PAPER I: Basic Electrical Circuits

University of Technology

Department of Electronics and Communication Engineering

EXPERIMENT #5 COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

EE40 Lecture 35. Prof. Chang-Hasnain. 12/5/07 Reading: Ch 7, Supplementary Reader

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

UNIT-IV Combinational Logic

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

4:Combinational logic circuits. 3 July

EE100Su08 Lecture #16 (August 1 st 2008)

Chapter 4 Logic Functions and Gates

GATES AND SIMPLE DEVICES SUPPLEMENT

Odd-Prime Number Detector The table of minterms is represented. Table 13.1

Combinational Logic Circuits. Combinational Logic

Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction

Veer Narmad South Gujarat University, Surat

Laboratory Manual CS (P) Digital Systems Lab

UNIT III. Designing Combinatorial Circuits. Adders

Department of Electrical and Electronics Engineering Logic Circuits Laboratory EXPERIMENT-5 COMBINATIONAL LOGIC CIRCUITS

Chapter 3 Combinational Logic Design

I. Computational Logic and the Five Basic Logic Gates 1

2 Building Blocks. There is often the need to compare two binary values.

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS

Experiment # 4. Binary Addition & Subtraction. Eng. Waleed Y. Mousa

Digital Logic Design ELCT 201

Digital Circuits Introduction

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Electronics. Digital Electronics

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

This Figure here illustrates the operation for a 2-input OR gate for all four possible input combinations.

CHW 261: Logic Design

NORTH MAHARASHTRA UNIVERSITY. F.Y. B. Sc. Electronics. Syllabus. Wieth effect from june2015

Manipulate Boolean expression using Boolean theorem and

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

Logic diagram: a graphical representation of a circuit

2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Digital Electronics 8. Multiplexer & Demultiplexer

Digital Fundamentals

05/11/2006. Lecture What does a computer do? Logic Manipulation. Data manipulation

PREVIEW COPY. Digital Logic Systems. Table of Contents. Digital Logic Fundamentals...3. Logic Building Blocks Medium- and Large-Scale ICs...

FUNCTION OF COMBINATIONAL LOGIC CIRCUIT

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

NORTH MAHARASHTRA UNIVERSITY, JALGAON

Combinational Logic Design CH002

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

CHAPTER 2 LITERATURE STUDY

Analysis procedure. To obtain the output Boolean functions from a logic diagram, proceed as follows:

EEE 301 Digital Electronics

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru

Logic Gates with Boolean Functions

EE260: Digital Design, Spring n More Logic Gates n NAND and NOR Gates

R & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification:

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

Digital Fundamentals

ANALOGUE AND DIGITAL ELECTRONICS STUDENT S WORKBOOK U3: DIGITAL ELECTRONICS

CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT

Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates

Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices

Subtractor Logic Schematic

Fan in: The number of inputs of a logic gate can handle.

Aspects of Digital Electronics Chemistry 838

Unit level 4 Credit value 15. Introduction. Learning Outcomes

Lecture 15 Analysis of Combinational Circuits

Digital Logic. Software. Digital Logic. Boolean value (bit): 0 or 1. Transistors (more in lab) 1/26/16. Program, Application. Programming Language

De Morgan s second theorem: The complement of a product is equal to the sum of the complements.

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28

Combinational Logic Gates in CMOS

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Digital Electronics (Code: )

Multiple input gates. The AND gate

Gates and Circuits 1

DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3

Gujarat University B. Sc. Electronics Semester I: ELE (Effective from: )

Topic Notes: Digital Logic

16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)

IES Digital Mock Test

COLLEGE OF ENGINEERING, NASIK

Design of high performance Quaternary adders

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

In this lecture: Lecture 8: ROM & Programmable Logic Devices

Digital Systems Principles and Applications TWELFTH EDITION. 3-3 OR Operation With OR Gates. 3-4 AND Operations with AND gates

Transcription:

8/7/4 LOGIC GTES CE NPN Transistor Circuit COMINTIONL LOGIC Satish Chandra ssistant Professor Department of Physics P PN College, Kanpur www.satish4.weebly.com circuit with an output signal that is logical function of the inputs. circuit with one or more input voltages but only one output voltage. They are of two types. asic gates NOT, OR & ND.. Combinational gates a) Universal gates NOR& NND b) rithmatic gates Ex OR & Ex NOR. Equivalent CE Circuit Transistor as a switch ZERO LRGE STURTION CUT OFF Logic Circuits SIC GTES OPEN SWITCH CLOSED SWITCH 4 5 6 Transistor Inverter NOT Gate NOT Gate Y Y gate with only one input and one output. Output state is always opposite the input state n INVERTER. V in LOW HIGH V out HIGH LOW Y = 7 8 9 Satish Chandra, ssistant Professor, P P N College, Kanpur

8/7/4 OR Gates Two input OR gate Three input OR gate CSE : is low and is low. CSE : is low and is high. CSE : is high and is low. CSE 4: is high and is high. Y Y = + Y = + + C C Y OR Gate Symbols OR Gate OR Gate Two input Three input Four input Y = + Y = + + C Y = + + C + D Two or more input signals but only one output signal. Output is high if any or all of the inputs are high. Logical Symbol OR gate performs logical addition oolean expression Y = + CSE : is low and is low. CSE : is low and is high. CSE : is high and is low. CSE 4: is high and is high. 4 5 ND Gates Two input ND Gate Three input ND Gate CSE : is low and is low. CSE : is low and is high. CSE : is high and is low. CSE 4: is high and is high. 6 Y Y =. 7 Y =..C C Y 8 Satish Chandra, ssistant Professor, P P N College, Kanpur

8/7/4 ND Gate Symbols ND Gate ND Gate Two input Three input Four input Y =. Y =..C Y =..C.D Two or more input signals but only one output signal. Output is high if all of the inputs are high. Logical lsymbol ND gate performs logical multiplication oolean expression Y =. CSE : is low and is low. CSE : is low and is high. CSE : is high and is low. CSE 4: is high and is high. 9 Logic Circuits OOLEN LGER oolean lgebra OR ddition Laws ND Multiplication + = Laws. = + =. = + =. = + =. = oolean lgebra Commutative Laws ssociative Laws + = + + ( + C) = ( + ) + C. =..(.C) = (.). C 4 oolean lgebra oolean lgebra Distributive Laws bsorptive Laws ( + C) =. +.C. +. = +.C = ( + ).( + C).( + ) =.( + ) = +. = + Complement Theorem = De Morgan s Theorem + =.. = + Logic Circuits UNIVERSL GTES & RITHMETIC GTES 5 6 7 Satish Chandra, ssistant Professor, P P N College, Kanpur

8/7/4 NOR Gate CSE : is low and is low. CSE : is low and is high. CSE : is high and is low. CSE 4: is high and is high. NOR Gate Y Y = + NOR Gate Two or more input signals but only one output signal. Output is low if any or all of the inputs are high. Logical Symbol oolean expression Y = + 8 9 NOR Gate CSE : is low and is low. CSE : is low and is high. CSE : is high and is low. CSE 4: is high and is high. NOT Gate OR Gate ND Gate NOR as a Universal gate.. NND Gate CSE : is low and is low. CSE : is low and is high. CSE : is high and is low. CSE 4: is high and is high. NND Gate Y Y = NND Gate CSE : is low and is low. CSE : is low and is high. CSE : is high and is low. CSE 4: is high and is high. NND as a Universal gate.. NOT Gate OR Gate ND Gate 4 5 6 Satish Chandra, ssistant Professor, P P N College, Kanpur 4

8/7/4 Ex OR Gate Ex OR Gate Ex OR Gate Y =. +. Y =. +. Y = Y Two or more input signals but only one output signal. Output is high if the inputs are different. Logical lsymbol oolean expression Y = 7 8 9 Ex NOR Gate Ex NOR Gate Ex NOR Gate Y =. +. Y =. +. Y = Y Two or more input signals but only one output signal. Output is high if the inputs are same. Logical lsymbol oolean expression Y = 4 4 4 PPLICTIONS PRITY CHECKER PPLICTIONS INRY TO GRY CODE CONVERTER INRY Y = for even parity Y = for odd parity 4 GRY INRY GRY 44 Logic Circuits RITHMETIC CIRCUITS 45 Satish Chandra, ssistant Professor, P P N College, Kanpur 5

8/7/4 HLF DDER HLF DDER FULL DDER n elementary circuit. Used to adds two binary digits at a time. It performs binary addition Consists of an XOR gate whose output gives the sum and an ND gate whose output gives the carry of addition. H CRRY SUM Carry Sum CRRY =. SUM = Used to add three binary digits at a time. It performs binary addition of two bits and a carry. Consists of two half hlfadders and an OR gate. 46 47 48 FULL DDER FULL DDER PRLLEL INRY DDER 9:8:8 PM Satish Chandra, P PN College, Kanpur 49 Input Carry F Output Carry Sum C in C out SUM 5 Used to add two binary numbers. For example 4 First column needs only a Half dder. For any other column (except First), use Full dder. 5 S S S S S 4 IT PRLLEL INRY DDER 4 IT PRLLEL INRY DDER HLF SUTRCTOR F CRRY F CRRY F CRRY H S 4 S S S S 5 F F F H 5 n elementary circuit used to subtract one binary digit from another. It performs binary subtraction handles two bits at a time and can be used for the LS column. Consists of an XOR gate whose output gives the difference and an ND gate whose output gives the borrow of subtraction. One input of ND gate inverts itself using the NOT gate. 54 Satish Chandra, ssistant Professor, P P N College, Kanpur 6

8/7/4 HLF SUTRCTOR FULL SUTRCTOR FULL SUTRCTOR HS ORROW DIFFERENCE orrow Difference ORROW =. DIFFERENCE = Used to subtract two binary digits with one borrow digit at a time. It performs binary subtraction of two bits and a borrow and can be used for higher order columns. Consists of two half subtractors and an OR gate. 55 56 57 input orrow FS FULL SUTRCTOR Output orrow Difference o in o out Differ 58 PRLLEL INRY SUTRCTOR Used to subtract two binary numbers. For example First column needs only a Half Subtractor. For any other column (except First), use Full Subtractor. 59 S S S S 4 IT PRLLEL INRY SUTRCTOR orrow orrow FS FS orrow FS orrow HS S S S S 6 4 IT PRLLEL INRY SUTRCTOR FS FS FS HS 6 Logic Circuits DT PROCESSING CIRCUITS 6 MULTIPLEXERS Multiplex means many into one. circuit with many inputs but only one output. y applying control signals, only one selected input can be transmitted to the output. lso called a data selector, because the output bit depends on the input data bit that is selected. 6 Satish Chandra, ssistant Professor, P P N College, Kanpur 7

8/7/4 MULTIPLEXERS M CONTROL SIGNL Four to one Multiplexer Y MULTIPLEXERS D N INPUT SIGNLS MULTIPLEXER OUTPUT SIGNL D D D Y = D n where n is decimal equivalent of 9:8:8 PM Satish Chandra, P PN College, Kanpur 64 65 66 SIXTEEN to one Multiplexer Sixteen to one Multiplexer SIXTEEN to one Multiplexer 745 Strobe G C D Y Y = D n D D D D D 4 W = Dn D 5 D 6 D 7 D 8 D 9 D D D D D 4 67 D 5 9:8:8 PM Satish Chandra, College, P P N Kanpur 68 x x H x x 69 SIXTEEN to one Multiplexer 745 W = En DEMULTIPLEXERS Demultiplex means one into many. circuit with only one input and many outputs. y applying control signals, input signal can be transmitted to any one of the output lines. INPUT SIGNL DEMULTIPLEXERS M CONTROL SIGNL DEMULTIPLEXER N OUTPUT SIGNLS 7 7 9:8:8 PM Satish Chandra, P PN College, Kanpur 7 Satish Chandra, ssistant Professor, P P N College, Kanpur 8

8/7/4 One to four Demultiplexer DEMULTIPLEXERS One to sixteen Demultiplexer Y Y Y Y Y n = D where n is decimal equivalent of 7 74 75 One to Sixteen Demultiplexer 7454 One to sixteen Demultiplexer DECODER Decoder is similar to demultiplexer, with one exception there is no data input. Only inputs are the control bits. 76 77 78 DECODER M CONTROL SIGNL DECODER N OUTPUT SIGNLS One to Sixteen Decoder DT and STROE inputs are grounded. The bubbles at the output shows that the output is low when it is active. One to Sixteen Decoder 9:8:8 PM Satish Chandra, P PN College, Kanpur 79 8 8 Satish Chandra, ssistant Professor, P P N College, Kanpur 9

8/7/4 CD TO DECIML DECODERS CD stands for inary Coded Decimal. CD number is a four bit binary group that represents one of the ten decimal digits through 9. Example: Decimal number 496 Decimal 4 9 6 CD TO DECIML DECODERS No. 4 5 6 7 8 9 CD TO DECIML DECODERS CD INVLID 8 8 84 ENCODER ENCODER DECIML TO CD ENCODER n encoder converts non digital data to digital data. n encoder has n = m, input lines and m output lines. Only one of the input line will be active. The output lines generate a binary code corresponding to the that input line. N INPUT SIGNL ENCODER M OUTPUT SIGNL 9:8:9 PM Satish Chandra, P P N College, Kanpur 85 9:8:9 PM Satish Chandra, P PN College, Kanpur 86 9:8:9 PM Satish Chandra, P P N College, Kanpur 87 DECIML TO CD ENCODER The decimal to CD encoder with inputs and 4 outputs. The switches to 9 are push button switches like a pocket calculator. When button is pressed, the C and D OR gates have high inputs, therefore output is CD= i.e. decimal is converted into its equivalent binary number. Similarly, if you press button 5, the output will be CD= and for switch 9, we get CD= DECIML TO CD ENCODER 7447 DECIML TO CD ENCODER 7447 TRUTH TLE 9:8:9 PM Satish Chandra, P P N College, Kanpur 88 9:8:9 PM Satish Chandra, P P N College, Kanpur 89 9:8:9 PM Satish Chandra, P P N College, Kanpur 9 Satish Chandra, ssistant Professor, P P N College, Kanpur