74VHC4051AFT,74VHC4052AFT,74VHC4053AFT

Similar documents
TC7SZ32FE TC7SZ32FE. 1. Functional Description. 2. Features. 3. Packaging Rev.2.0. Start of commercial production.

7. Absolute Maximum Ratings (Note) (Unless otherwise specified, T a = 25 ) Symbol. Note. V CC V IN V OUT I IK I OK I OUT I CC P D T stg.

74HC138D 74HC138D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S66F, TC7S66FU

74HC153D 74HC153D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC74HC07AP, TC74HC07AF

74HC259D 74HC259D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC74HC139AP, TC74HC139AF

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4W53FU

TC7WZ74FU, TC7WZ74FK

TC74HC153AP, TC74HC153AF TC74HC253AP, TC74HC253AF

TC4512BP, TC4512BF TC4512BP/BF. TC4512B 8-Channel Data Selector. Pin Assignment. Truth Table

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74HC4094AP, TC74HC4094AF

TC74HC4020AP, TC74HC4020AF TC74HC4040AP, TC74HC4040AF

74HC595D 74HC595D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC4013BP, TC4013BF TC4013BP/BF. TC4013B Dual D-Type Flip Flop. Pin Assignment. Block Diagram

TC7WPB8306L8X,TC7WPB8307L8X

TC74AC390P, TC74AC390F

TC4015BP,TC4015BF TC4015BP/BF. TC4015B Dual 4-Stage Static Shift Register (with serial input/parallel output) Pin Assignment. Truth Table

TC74HC595AP, TC74HC595AF

TC4021BP, TC4021BF TC4021BP/BF. TC4021B 8-Stage Static Shift Register (asynchronous parallel input or synchronous serial input/serial output)

74LCX04FT 74LCX04FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC7W74FU, TC7W74FK TC7W74FU/FK. D-Type Flip Flop with Preset and Clear. Features. Marking

TC7SB3157CFU TC7SB3157CFU. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment. 5. Marking Rev.4.

TC7USB40FT TC7USB40FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment Rev.2.0. Dual SPDT USB Switch

TC74VHC08F, TC74VHC08FT, TC74VHC08FK

TC74AC04P, TC74AC04F, TC74AC04FT

TC74VCX08FT, TC74VCX08FK

TC7SBL66CFU, TC7SBL384CFU

TC74HC00AP,TC74HC00AF,TC74HC00AFN

TC7W00FU, TC7W00FK TC7W00FU/FK. Dual 2-Input NAND Gate. Features. Marking. Pin Assignment (top view)

TC7MBL3245AFT, TC7MBL3245AFK

TC74LCX08F, TC74LCX08FT, TC74LCX08FK

TA75W01FU TA75W01FU. Dual Operational Amplifier. Features Pin Connection (Top View)

TC74VHC4051AF, TC74VHC4051AFT, TC74VHC4051AFK TC74VHC4052AF, TC74VHC4052AFT, TC74VHC4052AFK TC74VHC4053AF, TC74VHC4053AFT, TC74VHC4053AFK

TC74HC14AP,TC74HC14AF

TC7W04FU, TC7W04FK TC7W04FU/FK. 3 Inverters. Features. Marking TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC7USB3212WBG TC7USB3212WBG. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment (Top View) 4.1.

TC7SB66CFU, TC7SB67CFU

TC74VHCT74AF, TC74VHCT74AFT

TC4001BP, TC4001BF, TC4001BFT

TC4069UBP, TC4069UBF, TC4069UBFT

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK1829

TC7MBL3257CFT,TC7MBL3257CFK,TC7MBL3257CFTG

TC74VHCT540AF, TC74VHCT540AFT, TC74VHCT540AFK TC74VHCT541AF, TC74VHCT541AFT, TC74VHCT541AFK

TC74VHC540F, TC74VHC540FT, TC74VHC540FK TC74VHC541F, TC74VHC541FT, TC74VHC541FK

TC7WH00FU, TC7WH00FK

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S14F, TC7S14FU

TC4011BP,TC4011BF,TC4011BFN,TC4011BFT

TC74VHC367F,TC74VHC367FT,TC74VHC367FK TC74VHC368F,TC74VHC368FT,TC74VHC368FK

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK2009

TC4584BP, TC4584BF TC4584BP/BF. TC4584B Hex Schmitt Trigger. Pin Assignment. Logic Diagram. Input/Output Voltage Characteristic

TC7S04FU. Inverter. Features. Absolute Maximum Ratings (Ta = 25 C) TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC4093BP, TC4093BF TC4093BP/BF. TC4093B Quad 2-Input NAND Schmitt Triggers. Pin Assignment. Logic Diagram

TOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK mw

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type 2SJ200

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC4213

TC74ACT574P,TC74ACT574F,TC74ACT574FT

TC75W57FU, TC75W57FK

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC2240

HN1B01F HN1B01F. Audio-Frequency General-Purpose Amplifier Applications Q1: Q2: Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK302

RN4987 RN4987. Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications. Equivalent Circuit and Bias Resister Values

TOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK211. Characteristics Symbol Test Condition Min Typ. Max Unit

HN1B04FU HN1B04FU. Audio Frequency General Purpose Amplifier Applications. Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

SSM3K35CTC SSM3K35CTC. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.3.0. Silicon N-Channel MOS

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K17FU

TOSHIBA INSULATED GATE BIPOLAR TRANSISTOR SILICON N CHANNEL IGBT GT30J322

TC75S56F, TC75S56FU, TC75S56FE

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K16FU

TOSHIBA Field Effect Transistor Silicon N-Channel Dual Gate MOS Type 3SK294

RN2101, RN2102, RN2103, RN2104, RN2105, RN2106

TCK106AF, TCK107AF, TCK108AF

TOSHIBA Field Effect Transistor Silicon N-Channel Dual Gate MOS Type 3SK292

TLP3924 TELECOMMUNICATION PROGRAMMABLE CONTROLLERS MOSFET GATE DRIVER. Features. Pin Configuration (top view)

TOSHIBA Transistor Silicon NPN Epitaxial Planar Type 2SC5086. Characteristics Symbol Test Condition Min Typ. Max Unit

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) RN1110MFV,RN1111MFV

TB6568KQ. Block Diagram (application circuit example) Pin Functions

RN2101MFV, RN2102MFV, RN2103MFV RN2104MFV, RN2105MFV, RN2106MFV

(Note 1), (Note 2) (Note 1) (Note 1) (Silicon limit) (T c = 25 ) (t = 1 ms) (t = 10 s) (t = 10 s) (Note 3) (Note 4) (Note 5)

SSM6J507NU SSM6J507NU. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev Toshiba Corporation

TA78L005AP,TA78L006AP,TA78L007AP,TA78L075AP,TA78L008AP, TA78L009AP,TA78L010AP,TA78L012AP,TA78L132AP, TA78L015AP,TA78L018AP,TA78L020AP,TA78L024AP

TC75S55F, TC75S55FU, TC75S55FE

SSM3J118TU SSM3J118TU. High-Speed Switching Applications. Absolute Maximum Ratings (Ta = 25 C) Electrical Characteristics (Ta = 25 C)

SSM3K339R SSM3K339R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.1.0. Silicon N-Channel MOS

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (L 2 -π-mos V) 2SK2963

TOSHIBA Field-Effect Transistor Silicon N Channel MOS Type SSM3K7002F

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K15FV

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K37FS. JEDEC Storage temperature range T stg 55 to 150 C

TC7WH123FU, TC7WH123FK

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LVX4245FS

TK4P60DB TK4P60DB. 1. Applications. 2. Features. 3. Packaging and Internal Circuit Rev.1.0. Silicon N-Channel MOS (π-mos )

SSM3J356R SSM3J356R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.3.0. Silicon P-Channel MOS (U-MOS )

TC74HC4066AP, TC74HC4066AF, TC74HC4066AFT

(Note 1,2) (Note 1,3) (Note 1) (Silicon limit) (t = 1 ms) (T c = 25 ) (Note 4)

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type SSM3J01T. A Pulse. 3.4 (Note 2) 1250 mw

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (L 2 π MOSV) 2SK2615

TLP206A TLP206A. Measurement Instrument Data Acquisition Programmable Control. Pin Configuration (top view) Internal Circuit

TOSHIBA Transistor Silicon NPN Epitaxial Planar Type (PCT process) 2SC2714

Transcription:

CMOS Digital Integrated Circuits 74C4051AFT,74C4052AFT,74C4053AFT Silicon Monolithic 74C4051AFT,74C4052AFT,74C4053AFT 1. Functional Description 74C4051AFT:8-Channel Analog Multiplexer/Demultiplexer 74C4052AFT:Dual 4-Channel Analog Multiplexer/Demultiplexer 74C4053AFT:Triple 2-Channel Analog Multiplexer/Demultiplexer 2. General The 74C4051AFT, 74C4052AFT and 74C4053AFT are high-speed, low-voltage drive analog multiplexer/demultiplexers using silicon gate CMOS technology. In 3 and 5 systems these can achieve highspeed operation with the low power dissipation that is a feature of CMOS. The 74C4051AFT, 74C4052AFT and 74C4053AFT offer analog/digital signal selection as well as mixed signals. The 74C4051AFT has an 8-channel configuration, the 74C4052AFT has an 4-channel 2 configuration, and the 74C4053AFT has a 2-channel 3 configuration. The switches for each channel are turned ON by the control pin digital signals. All control inputs are equipped with a newly developed input protection circuit that avoids the need for a diode on the plus side (forward side from the input to the CC ). As a result, for example, signals can be permitted on the inputs even when the power supply voltage to the circuits is off. As a result of this input power protection, the 74C4051AFT, 74C4052AFT and 74C4053AFT can be used in a variety of applicatio, including in the system which has two power supplies, and in battery backup circuits. 3. Features (1) AEC-Q0 (Rev. ) (Note 1) (2) Wide operating temperature range: T opr = -40 to 5 (3) ow ON-resistance: R ON = 45 Ω (typ.) ( CC = ) R ON = 24 Ω (typ.) ( CC = ) (4) ow power dissipation: I CC = (max) (T a = 25 C) (5) igh noise immunity: I = 0.8 (max) CC = I = (min) CC = (6) Power down protection is provided on all control inputs. Note 1: This device is compliant with the reliability requirements of AEC-Q0. For details, contact your Toshiba sales representative. 4. Packaging TSSOP16B 20 Toshiba Corporation 1 Start of commercial production 2013-06

5. Pin Assignment 74C4051AFT 74C4052AFT 74C4053AFT 20 Toshiba Corporation 2

6. Marking 74C4051AFT 74C4052AFT 74C4053AFT 20 Toshiba Corporation 3

7. System Diagram 74C4051AFT 74C4052AFT 74C4053AFT 20 Toshiba Corporation 4

8. Truth Table Input Inhibit Input C* X Input B X Input A X: Don't care *: Except 74C4052AFT X ON Channel 74C4051AFT 0 1 2 3 4 5 6 7 None 9. Absolute Maximum Ratings (Note) ON Channel 74C4052AFT 0X, 0Y 1X, 1Y 2X, 2Y 3X, 3Y None ON Channel 74C4053AFT 0X, 0Y, 0Z 1X, 0Y, 0Z 0X, 1Y, 0Z 1X, 1Y, 0Z 0X, 0Y, 1Z 1X, 0Y, 1Z 0X, 1Y, 1Z 1X, 1Y, 1Z None Note Rating Supply voltage Input voltage Switch I/O voltage Input diode current I/O diode current Switch through current CC /ground current Power dissipation Storage temperature CC IN I/O I IK I I/OK I T I CC P D T stg (Note 1) -0.5 to 7.0-0.5 to 7.0-0.5 to CC + 0.5-20 ±25 ±25 ± 180-65 to 0 Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction. Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditio (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability andbook ( andling Precautio / Derating Concept and Methods ) and individual reliability data (i.e. reliability test report and estimated failure rate, etc). Note 1: 180 mw in the range of T a = -40 to 85. From T a = 85 to 5 a derating factor of -3.25 mw/ shall be applied until mw.. Operating Ranges (Note) ma ma ma ma mw Test Condition Rating Supply voltage Input voltage Switch I/O voltage Operating temperature Input rise and fall times Note: CC IN S T opr dt/dv CC = CC = CC = 5 ± 0.5 The operating ranges must be maintained to eure the normal operation of the device. Unused inputs must be tied to either CC or GND. to 0 to 0 to CC -40 to 5 0 to 200 0 to 0 0 to 20 / 20 Toshiba Corporation 5

11. Electrical 11.1. DC (Unless otherwise specified, T a = 25 ) Test Condition CC () Min Typ. Max igh-level input voltage I 1.5 3. 3.85 ow-level input voltage I 0.5 0.8 1.35 1.65 ON-resistance R ON IN = I or I I/O = CC to GND 200 45 24 86 37 Ω IN = I or I I/O = CC or GND 28 22 17 73 38 27 Difference of ON-resistance between switches R ON IN = I or I I/O = CC to GND 5 5 25 13 Ω Input/Output leakage current (Switch OFF) I OFF OS = CC or GND IS = GND to CC IN = I or I ±0.1 Input/Output leakage current (Switch ON, Output OPEN) I I/O OS = CC or GND IN = I or I ±0.1 Control input leakage current I IN IN = CC or GND ±0.1 Quiescent supply current I CC IN = CC or GND 20 Toshiba Corporation 6

11.2. DC (Unless otherwise specified, T a = -40 to 85 ) Test Condition CC () Min Max igh-level input voltage I 1.5 3. 3.85 ow-level input voltage I 0. 0.8 1.35 1.65 ON-resistance R ON IN = I or I I/O = CC to GND 8 46 Ω IN = I or I I/O = CC or GND 84 44 31 Difference of ON-resistance between switches R ON IN = I or I I/O = CC to GND 35 20 18 Ω Input/Output leakage current (Switch OFF) I OFF OS = CC or GND IS = GND to CC IN = I or I ±1.0 Input/Output leakage current (Switch ON, Output OPEN) I I/O OS = CC or GND IN = I or I ±1.0 Control input leakage current I IN IN = CC or GND ±1.0 Quiescent supply current I CC IN = CC or GND 20.0 20 Toshiba Corporation 7

11.3. DC (Unless otherwise specified, T a = -40 to 5 ) Test Condition CC () Min Max igh-level input voltage I 1.5 3. 3.85 ow-level input voltage I 0.5 0.8 1.35 1.65 ON-resistance R ON IN = I or I I/O = CC to GND 5 54 Ω IN = I or I I/O = CC or GND 5 55 39 Difference of ON-resistance between switches R ON IN = I or I I/O = CC to GND 45 25 23 Ω Input/Output leakage current (Switch OFF) I OFF OS = CC or GND IS = GND to CC IN = I or I ±4.0 Input/Output leakage current (Switch ON, Output OPEN) I I/O OS = CC or GND IN = I or I ±4.0 Control input leakage current I IN IN = CC or GND ± Quiescent supply current I CC IN = CC or GND 40.0 20 Toshiba Corporation 8

11.4. AC (Unless otherwise specified, T a = 25,, Input: t r = t f = 3 ) Phase difference between input to output Output enable time Output disable time Control input capacitance Common terminal capacitance Switch terminal capacitance Feedthrough capacitance Power dissipation capacitance Part Number 74C4051AFT 74C4052AFT 74C4053AFT 74C4051AFT 74C4052AFT 74C4053AFT 74C4051AFT 74C4052AFT 74C4053AFT 74C4051AFT 74C4052AFT 74C4053AFT ϕ I/O t PZ,t PZ t PZ,t PZ C IN C IS C OS C IOS C PD Test Condition R = 1 kω R = 1 kω Figure 1 R = 1 kω Figure 1 All types Figure 2 Figure 2 Figure 2 Figure 2 (Note 1) CC () C (pf) Note 1: C PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current coumption without load. Average operating current can be obtained by the equation. I CC(opr) = C PD CC f IN + I CC Min Typ. 1.2 2.6 0.8 1.5 0.3 0.6 3.3 4.2 1.6 2.1 6 9.6 7.2 3.2 5.1 2 23.4 13.1 8.2 5.7 5.6 5.6 0.5 0.5 0.5 24 Max 6 9 4 6 25 11 18 7 25 11 18 7 pf pf pf pf pf 20 Toshiba Corporation 9

11.5. AC (Unless otherwise specified, T a = -40 to 85,, Input: t r = t f = 3 ) Test Condition CC () C (pf) Min Max Phase difference between input to output ϕ I/O R = 1 kω 16 18 7 8 Output enable time t PZ,t PZ R = 1 kω Figure 1 20 32 22 16 Output disable time t PZ,t PZ R = 1 kω Figure 1 23 32 22 16 Control input capacitance C IN pf 11.6. AC (Unless otherwise specified, T a = -40 to 5,, Input: t r = t f = 3 ) Test Condition CC () C (pf) Min Max Phase difference between input to output ϕ I/O R = 1 kω 20 22 13 14 9 9.5 Output enable time t PZ,t PZ R = 1 kω Figure 1 23.5 37 18 25 19 Output disable time t PZ,t PZ R = 1 kω Figure 1 28.5 37 18 25 19 Control input capacitance C IN pf 20 Toshiba Corporation

11.7. Analog Switch (T a = 25 ) ) (Note) Part Number Test Condition CC () Typ. Sine Wave Distortion TD R = 1 kω, C = pf f IN = 1 kz IN = p-p IN = 4.0 p-p 0.1 0.03 % Maximum frequency respoe 74C4051AFT 74C4052AFT 74C4053AFT 74C4051AFT 74C4052AFT 74C4053AFT f MAX(I/O) IN is centered at ( CC /2). Adjust input for 0 dbm. Increase f IN frequency until db meter reads -3 db. R = Ω, C = pf, sine wave Figure 3 0 200 240 180 230 280 Mz Feed through attenuation (switch OFF) FT IN is centered at ( CC /2). Adjust input for 0 dbm. R = 600 Ω, C = pf, f IN = 1 Mz, sine wave Figure 4-45 -45 db IN is centered at ( CC /2). Adjust input for 0 dbm. R = Ω, C = pf, f IN = 1 Mz, sine wave Figure 4-65 -65 Crosstalk (control input to signal output) X talk R = 600 Ω, C = pf, f IN = 1 Mz, square wave (t r = t f = 6 ) Figure 5 60 0 m Crosstalk (between any switches) X talk IN is centered at ( CC /2). Adjust input for 0 dbm. R = 600 Ω, C = pf, f IN = 1 Mz, sine wave Figure 6-45 -45 db Note: These characteristics are determined by design of devices. 20 Toshiba Corporation 11

. AC Test Circuit Figure 1 t PZ, t PZ, t PZ, t PZ Figure 2 C IOS, C IS, C OS Figure 3 Frequency Respoe Figure 4 Feedthrough Attenuation 20 Toshiba Corporation

Figure 5 Cross Talk (control input to output signal) Figure 6 Cross Talk (between any two switches) 20 Toshiba Corporation 13

Package Dimeio : mm Weight: 0.055 g (typ.) Package Name(s) Nickname: TSSOP16B 20 Toshiba Corporation 14

RESTRICTIONS ON PRODUCT USE 74C4051AFT,74C4052AFT,74C4053AFT Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice. This document and any information herein may not be reproduced without prior written permission from TOSIBA. Even with TOSIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission. Though TOSIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are respoible for complying with safety standards and for providing adequate desig and safeguards for their hardware, software and systems which minimize risk and avoid situatio in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create desig including the Product, or incorporate the Product into their own applicatio, customers must also refer to and comply with (a) the latest versio of all relevant TOSIBA information, including without limitation, this document, the specificatio, the data sheets and application notes for Product and the precautio and conditio set forth in the "TOSIBA Semiconductor Reliability andbook" and (b) the itructio for the application with which the Product will be used with or for. Customers are solely respoible for all aspects of their own product design or applicatio, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applicatio; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such desig and applicatio. TOSIBA ASSUMES NO IABIITY FOR CUSTOMERS' PRODUCT DESIGN OR APPICATIONS. PRODUCT IS NEITER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS TAT REQUIRE EXTRAORDINARIY IG EES OF QUAITY AND/OR REIABIITY, AND/OR A MAFUNCTION OR FAIURE OF WIC MAY CAUSE OSS OF UMAN IFE, BODIY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBIC IMPACT ("UNINTENDED USE"). Except for specific applicatio as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trai, ships and other traportation, traffic signaling equipment, equipment used to control combustio or explosio, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSIBA ASSUMES NO IABIITY FOR PRODUCT. For details, please contact your TOSIBA sales representative. Do not disassemble, analyze, reverse-engineer, alter, modify, tralate or copy Product, whether in whole or in part. Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulatio. The information contained herein is presented only as guidance for Product use. No respoibility is assumed by TOSIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No licee to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise. ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROIDED IN TE REEANT TERMS AND CONDITIONS OF SAE FOR PRODUCT, AND TO TE MAXIMUM EXTENT AOWABE BY AW, TOSIBA (1) ASSUMES NO IABIITY WATSOEER, INCUDING WITOUT IMITATION, INDIRECT, CONSEQUENTIA, SPECIA, OR INCIDENTA DAMAGES OR OSS, INCUDING WITOUT IMITATION, OSS OF PROFITS, OSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND OSS OF DATA, AND (2) DISCAIMS ANY AND A EXPRESS OR IMPIED WARRANTIES AND CONDITIONS REATED TO SAE, USE OF PRODUCT, OR INFORMATION, INCUDING WARRANTIES OR CONDITIONS OF MERCANTABIITY, FITNESS FOR A PARTICUAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT. Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapo or missile technology products (mass destruction weapo). Product and related software and technology may be controlled under the applicable export laws and regulatio including, without limitation, the Japanese Foreign Exchange and Foreign Trade aw and the U.S. Export Administration Regulatio. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulatio. Please contact your TOSIBA sales representative for details as to environmental matters such as the RoS compatibility of Product. Please use Product in compliance with all applicable laws and regulatio that regulate the inclusion or use of controlled substances, including without limitation, the EU RoS Directive. TOSIBA ASSUMES NO IABIITY FOR DAMAGES OR OSSES OCCURRING AS A RESUT OF NONCOMPIANCE WIT APPICABE AWS AND REGUATIONS. 20 Toshiba Corporation