1 Startup 3 2 Shutdown 5 3 Efficiency 7 4 Load Regulation 8 5 Line Regulation 9 6 Output Ripple Voltage 10 7 Input Ripple Voltage 10 8 Load Transients 11 9 Control Loop Frequency Response 13 9.1 Resistive Load 13 9.2 5Ah Battery Load 14 10 Miscellaneous Waveforms 17 10.1 Switchnode (drain-source) 17 10.2 Gate to Source 20 10.3 Voltage D3 (referenced to VOUT) 23 11 Thermal Image 26 Topology: Device: SEPIC, added CC charging by additional current ctr ( via TLC272) TPS40210 and CSD18563Q5A Unless otherwise indicated, resistive load was applied, load current was set to 1.5A; For charger verification battery YUASA NP 5-12 (= 12V, 5Ah, AGM) was used; here load current has been set to 1.0A (5Ah @ 20%). Static measurements: Fsw 302kHz OK ON 8.8V OK OFF 7.6V OK Page 1 of 26
Picture A shows the 20W SEPIC power stage controlled by TPS40210 and driven by CSD18563: Picture B shows the test setup electronic load, resistive load and here - lead acid battery 5Ah: Page 2 of 26
1 Startup The CV startup waveform is shown in the Figure 1. The input voltage was set to 9V, Css 220nF. Ch1=> input voltage Ch2=> output voltage 10ms/div 20MHz bw Figure 1 The CV startup waveform is shown in the Figure 2. The input voltage was set to 24V. Ch1=> input voltage 10V/div Ch2=> output voltage 10ms/div 20MHz bw Figure 2 Page 3 of 26
The CV startup waveform is shown in the Figure 3. The input voltage was set to 36V. Ch1=> input voltage 10V/div Ch2=> output voltage 10ms/div 20MHz bw Figure 3 Page 4 of 26
2 Shutdown The CV shutdown waveform is shown in the Figure 4. The input voltage was set to 9V. The power supply was disconnected. Ch1=> input voltage Ch2=> output voltage 5ms/div 20MHz bw Figure 4 The CV shutdown waveform is shown in the Figure 5. The input voltage was set to 24V. The power supply was disconnected. Ch1=> input voltage 10V/div Ch2=> output voltage 5ms/div 20MHz bw Figure 5 Page 5 of 26
The CV shutdown waveform is shown in the Figure 6. The input voltage was set to 36V. The power supply was disconnected. Ch1=> input voltage 10V/div Ch2=> output voltage 5ms/div 20MHz bw Figure 6 Page 6 of 26
3 Efficiency The CV efficiency is shown in the Figure 7 below. The input voltage was set to 9V, 24V and 36V (resistive load). Figure 7 Page 7 of 26
4 Load Regulation The CV load regulation of the output is shown in the Figure 8 below. The input voltage was set to 9V, 24V and 36V (resistive load). Figure 8 Page 8 of 26
5 Line Regulation The CV line regulation is shown in Figure 9. The output current was set about 1.5A. Figure 9 With the same setup efficiencies were calculated. This is shown in Figure 10 Figure 10 Page 9 of 26
6 Output Ripple Voltage The CV output ripple voltage at full load 1.5A is shown in Figure 11. output ripple with 36V Vin Ch2 => output ripple with 24V Vin Ch3 => output ripple with 9V Vin 50mV/div AC coupled full bw 1µs/div 7 Input Ripple Voltage The input ripple voltage is shown in Figure 12. Figure 11 input ripple with 36V Vin Ch2 => input ripple with 24V Vin Ch3 => input ripple with 9V Vin 50mV/div AC coupled 20MHz bw 1µs/div Figure 12 Page 10 of 26
8 Load Transients The Figure 13 shows the response to load transients with 9V input voltage. The load is switching from 0.75A to 1.5A with 30Hz. N3305 load was used. output voltage 50mA/div AC coupling Ch2 => output current 500mA/div 20MHz bw 5ms/div Figure 13 The Figure 14 shows the response to load transients with 24V input voltage. The load is switching from 0.75A to 1.5A with a frequency of 30Hz (load N3305A). output voltage 50mV/div AC coupled Ch2 => output current 500mA/div 20MHz bw 5ms/div Figure 14 Page 11 of 26
The Figure 15 shows the response to load transients with 36V input voltage. The load is switching from 0.75A to 1.5A with a frequency of 30Hz. (N3305 load) output voltage 50mV/div AC coupled Ch2 => output current 500mA/div 20MHz bw 5ms/div Figure 15 Page 12 of 26
9 Control Loop Frequency Response Input voltage was set worst case to 9V input, so at maximum duty cycle RHPZ is lowest. 9.1 Resistive Load Figure 16 shows the closed loop voltage controlled = CV at a load current of 500mA. Figure 16 Figure 17 shows the closed loop current controlled = CC at a load current of 1A. Figure 17 Page 13 of 26
9.2 True C/V Battery Loading @ 12V 5Ah Figure 18, first - current controlled loading at 1A constant current, voltage rises: Figure 18 Figure 19, second transfer current control to voltage control, loading now at 13.8V/700mA Figure 19 Page 14 of 26
Figure 20, further voltage control, charging current drops, shown 700mA 200mA 70mA Figure 20 Figure 21 shows comparison voltage control (ye/or) and current control 900mA (rd/bl) Figure 21 Page 15 of 26
Table 1 + 2 summarizes the results of the Bode measurements: R Load 5Ah Battery Vin V ctrl I ctr I ctr Vctrl V ctr Bandwidth (Hz) 296.8 7306 7306 60.86 52.06 Phase margin 95.78 62.54 62.54 122.5 121.2 slope (20dB/decade) -0.955-1.57-1.57-0.860-0.853 (1000mA) (900mA) (700mA) gain margin (db) -30.76-9.078-9.078 slope (20dB/decade) -1.93-1.42-1.42 freq (Hz) 2565 27230 27230 Table 1 Vin V ctrl 700mA 5Ah Battery Vctr 200mA V ctr 70mA Bandwidth (Hz) 52 14.7 3.9 Phase margin 121 130 122 slope (20dB/decade) -0.85-0.59-0.41 Table 2 CC/CV loading has been verified at true battery; current control charges battery with constant current set point 1000mA and voltage at battery increases = CC loading. Touching the voltage set point at 13.8V voltage control takes over and charges the battery further at constant voltage 13.8V while current drops continuously = CV loading. Continuously load current decreases to 5mA holdup current. Page 16 of 26
10 Miscellaneous Waveforms 10.1 Switchnode (drain-source) The waveform of the voltage on switchnode (drain to source) is shown in Figure 22. Input voltage was set to 9V. 500ns/div full bandwidth 20ns/div Figure 22 Page 17 of 26
The waveform of the voltage on switchnode (drain to source) is shown in Figure 23. Input voltage was set to 24V. 10V/div 500ns/div full bandwidth 10V/div 20ns/div Figure 23 Page 18 of 26
The waveform of the voltage on switchnode (drain to source) is shown in Figure 24. Input voltage was set to 36V. 500ns/div full bandwidth 20ns/div Figure 24 Page 19 of 26
10.2 Gate to Source The waveform of the voltage on the gate to source is shown in Fig. 25. Input voltage was set to 9V. 2V/div 500ns/div full bandwidth 2V/div 20ns/div Figure 25 Page 20 of 26
The waveform of the voltage on gate to source is shown in Figure 26. Input voltage was set to 24V. 2V/div 500ns/div full bandwidth 2V/div 20ns/div Figure 26 Page 21 of 26
The waveform of the voltage on gate to source is shown in Figure 27. Input voltage was set to 36V. 2V/div 500ns/div full bandwidth 2V/div 20ns/div Figure 27 Page 22 of 26
10.3 Voltage D3 (referenced to VOUT) The waveform of the voltage is shown in Figure 28. Input voltage was set to 9V. 500ns/div full bandwidth 20ns/div Figure 28 Page 23 of 26
The waveform of the voltage is shown in Figure 29. Input voltage was set to 24V. 10V/div 500ns/div full bandwidth 10V/div 20ns/div Figure 29 Page 24 of 26
The waveform of the voltage is shown in Figure 30. Input voltage was set to 36V. 10V/div 500ns/div full bandwidth 10V/div 20ns/div Figure 30 Page 25 of 26
11 Thermal Image Figure 31 shows the thermal image at 24V input voltage and full load 1.5A for >1hr. Figure 31 Name D3 L2 R14 R13 Q2 Temperature 58.0 C 56.1 C 53.0 C 54.3 C 52.3 C Page 26 of 26
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ( Buyers ) who are developing systems that incorporate TI semiconductor products (also referred to herein as components ). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer s systems and products. TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs. Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER S USE OF TI REFERENCE DESIGNS. TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide adequate design and operating safeguards. Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer s safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use. Only those TI components that TI has specifically designated as military grade or enhanced plastic are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.IMPORTANT NOTICE Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2015, Texas Instruments Incorporated