EMI Noise Prediction for Electronic Ballasts

Similar documents
Common Mode EMC Input Filter Design for a Three-Phase Buck-Type PWM Rectifier System

CHAPTER 2 EQUIVALENT CIRCUIT MODELING OF CONDUCTED EMI BASED ON NOISE SOURCES AND IMPEDANCES

A Novel Single-Stage Push Pull Electronic Ballast With High Input Power Factor

Frequency Domain Prediction of Conducted EMI in Power Converters with. front-end Three-phase Diode-bridge

Mitigation of Common mode Noise for PFC Boost Converter by Balancing Technique

Ultra Compact Three-Phase Rectifier with Electronic Smoothing Inductor

The Causes and Impact of EMI in Power Systems; Part 1. Chris Swartz

New Unidirectional Hybrid Delta-Switch Rectifier

Simulation Tool for Conducted EMI and Filter Design

Volume optimization of a 30 kw boost PFC converter focusing on the CM/DM EMI filter design

SINGLE STAGE LOW FREQUENCY ELECTRONIC BALLAST FOR HID LAMPS

Design of EMI Filters for DC-DC converter

EMI Filter Design of a Three-Phase Buck-Type PWM Rectifier for Aircraft Applications.

A New 3-phase Buck-Boost Unity Power Factor Rectifier with Two Independently Controlled DC Outputs

SINGLE-STAGE HIGH-POWER-FACTOR SELF-OSCILLATING ELECTRONIC BALLAST FOR FLUORESCENT LAMPS WITH SOFT START

Prediction of Conducted EMI in Power Converters Using Numerical Methods

THE converter usually employed for single-phase power

Differential Mode EMC Input Filter Design for a Three-Phase Buck-Type Unity Power Factor PWM Rectifier

SIMULATION of EMC PERFORMANCE of GRID CONNECTED PV INVERTERS

Boundary Mode Offline LED Driver Using MP4000. Application Note

Ultra Compact Three-phase PWM Rectifier

Application Note AN- 1094

POWER FACTOR CORRECTION OF ELECTRONIC BALLAST FOR FLUORESCENT LAMPS BY BOOST TOPOLOGY

THREE-PHASE converters are used to handle large powers

The Effect of Ripple Steering on Control Loop Stability for a CCM PFC Boost Converter

A Novel Measurement System for the Common-Mode- and Differential-Mode-Conducted Electromagnetic Interference

POWER FACTOR CORRECTION AND HARMONIC CURRENT REDUCTION IN DUAL FEEDBACK PWM CONTROLLED AC/DC DRIVES.

ELECTROMAGNETIC interference (EMI) filters have

Chapter 1 Introduction

Design and Simulation of PFC Circuit for AC/DC Converter Based on PWM Boost Regulator

Design And Simulation of Single stage High PF Electronic ballast with boost topology for multiple Fluorescent lamps

Power Electronics. Exercise: Circuit Feedback

Filter Considerations for the IBC

DSP-BASED CURRENT SHARING OF AVERAGE CURRENT CONTROLLED TWO-CELL INTERLEAVED BOOST POWER FACTOR CORRECTION CONVERTER

Understanding and Optimizing Electromagnetic Compatibility in Switchmode Power Supplies

Single-Stage Three-Phase AC-to-DC Front-End Converters for Distributed Power Systems

CHAPTER 2 A SERIES PARALLEL RESONANT CONVERTER WITH OPEN LOOP CONTROL

A Highly Versatile Laboratory Setup for Teaching Basics of Power Electronics in Industry Related Form

UNIT-3. Electronic Measurements & Instrumentation

POWERED electronic equipment with high-frequency inverters

25-kW Three-Phase Unity Power Factor Buck Boost Rectifier With Wide Input and Output Range for Pulse Load Applications

Conducted EMI Simulation of Switched Mode Power Supply

12-Pulse Rectifier for More Electric Aircraft Applications

ACEEE Int. J. on Control System and Instrumentation, Vol. 02, No. 02, June 2011

CHAPTER 2 GENERAL STUDY OF INTEGRATED SINGLE-STAGE POWER FACTOR CORRECTION CONVERTERS

A Unique SEPIC converter based Power Factor Correction method with a DCM Detection Technique

An Integrated Inverter Output Passive Sinewave Filter for Eliminating Both Common and Differential Mode PWM Motor Drive Problems

CHAPTER 4 MEASUREMENT OF NOISE SOURCE IMPEDANCE

Determination of EMI of PWM fed Three Phase Induction Motor. Ankur Srivastava

Topologies for Optimizing Efficiency, EMC and Time to Market

OWING to high efficiency and wide range of voltage

Controllable dv/dt Behaviour of the SiC MOSFET/JFET Cascode An Alternative Hard Commutated Switch for Telecom Applications

Parallel Resonance Effect on Conducted Cm Current in Ac/Dc Power Supply

A Modified Single Phase Inverter Topology with Active Common Mode Voltage Cancellation

Design and Simulation of New Efficient Bridgeless AC- DC CUK Rectifier for PFC Application

Saturation of Active Loop Antennas

APPLICATION NOTE. Measurement of the interference voltage on DC/DC switching regulators. 1. Challenge

Fig. 4. Modeling structure of the evaluation system. rating is tri-phase 400V rms and 10 kw. B. Composition of a main circuit Main circuit composition

COMMON mode current due to modulation in power

About the High-Frequency Interferences produced in Systems including PWM and AC Motors

Single Phase Bridgeless SEPIC Converter with High Power Factor

UNIT 2. Q.1) Describe the functioning of standard signal generator. Ans. Electronic Measurements & Instrumentation

EMI Analysis on Dual Boost Power Factor Correction Converter

Current Rebuilding Concept Applied to Boost CCM for PF Correction

Si, SiC and GaN Power Devices: An Unbiased View on Key Performance Indicators

Controlling a DC-DC Converter by using the power MOSFET as a voltage controlled resistor

A NEW APPROACH TO ANALYSE AND REDUCTION OF RADIO FREQUENCY CONDUCTED EMISSION DUE TO P.W.M IN A BUCK CONVERTER

Three Phase PFC and Harmonic Mitigation Using Buck Boost Converter Topology

DC DC CONVERTER FOR WIDE OUTPUT VOLTAGE RANGE BATTERY CHARGING APPLICATIONS USING LLC RESONANT

BOOST PFC WITH 100 HZ SWITCHING FREQUENCY PROVIDING OUTPUT VOLTAGE STABILIZATION AND COMPLIANCE WITH EMC STANDARDS

A Double ZVS-PWM Active-Clamping Forward Converter: Analysis, Design, and Experimentation

PIEZOELECTRIC TRANSFORMER FOR INTEGRATED MOSFET AND IGBT GATE DRIVER

EMI Filter Design and Stability Assessment of DC Voltage Distribution based on Switching Converters.

A Novel Control Method to Minimize Distortion in AC Inverters. Dennis Gyma

Webpage: Volume 3, Issue IV, April 2015 ISSN

Application of GaN Device to MHz Operating Grid-Tied Inverter Using Discontinuous Current Mode for Compact and Efficient Power Conversion

Conducted EMI Issues in a 600-W Single-Phase Boost PFC Design

Student Department of EEE (M.E-PED), 2 Assitant Professor of EEE Selvam College of Technology Namakkal, India

Multilevel Inverter Based on Resonant Switched Capacitor Converter

IMPROVED TRANSFORMERLESS INVERTER WITH COMMON-MODE LEAKAGE CURRENT ELIMINATION FOR A PHOTOVOLTAIC GRID-CONNECTED POWER SYSTEM

Characterization of Conducted Electromagnetic Interference (EMI) Generated by Switch Mode Power Supply (SMPS)

CHAPTER 1 INTRODUCTION

Sepic Topology Based High Step-Up Step down Soft Switching Bidirectional DC-DC Converter for Energy Storage Applications

Input Current Shaping and Efficiency Improvement of A Three Phase Rectifier by Buck-Boost Regulator

High Power Factor Correction Circuit using Valley Charge-Pumping for Low Cost Electronic Ballasts

Self Oscillating 25W CFL Lamp Circuit

ACTIVE GATE CONTROL FOR CURRENT BALANCING IN PARALLEL CONNECTED IGBT MODULES IN SOLID STATE MODULATORS

Modeling of Conduction EMI Noise and Technology for Noise Reduction

T + T /13/$ IEEE 236. the inverter s input impedances on the attenuation of a firstorder

Electromagnetic Compatibility

Third Harmonics Injection Applied To Three Phase/Three Level/Three Switch Unidirectional PWM Rectifier

QPI-AN1 GENERAL APPLICATION NOTE QPI FAMILY BUS SUPPLY QPI CONVERTER

WITH THE development of high brightness light emitting

ELEC387 Power electronics

AC : PSCAD SIMULATION IN A POWER ELECTRONICS APPLICATION COURSE

EMC in Power Electronics and PCB Design

IMPLEMENTATION OF A DOUBLE AC/DC/AC CONVERTER WITH POWER FACTOR CORRECTION (PFC) FOR NON-LINEAR LOAD APPLICATIONS

OUTLINE. Introduction. Introduction. Conducted Electromagnetic Interference in Smart Grids. Introduction. Introduction

TECHNICAL REPORT: CVEL

A NOVEL CONTROL SCHEME OF QUASI- RESONANT VALLEY-SWITCHING FOR HIGH- POWER FACTOR AC TO DC LED DRIVERS

Transcription:

EMI Noise Prediction for Electronic Ballasts Florian Giezendanner*, Jürgen Biela*, Johann Walter Kolar*, Stefan Zudrell-Koch** *Power Electronic Systems Laboratory, ETH Zurich, Zurich, Switzerland **TridonicAtco Lighting, Faerbergasse 15, 6850 Dornbirn, Austria This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of ETH Zürich s products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permission@ieee.org. By choosing to view this document you agree to all provisions of the copyright laws protecting it.

EMI Noise Prediction for Electronic Ballasts Florian Giezendanner*, Jürgen Biela*, Johann Walter Kolar*, Stefan Zudrell-Koch** * Power Electronic Systems Laboratory, ETH Zurich, Zurich, Switzerland ** TridonicAtco Lighting, Faerbergasse 15, 6850 Dornbirn, Austria Abstract The design of EMI-filters for converter systems is usually based on measurements with a prototype in the final stages of the design process. Predicting the conducted electromagnetic (EM) noise spectrum of a converter by simulation in an early stage has the potential to save time/cost and to investigate different noise reduction methods, which could e.g. influence the layout or the design of the control IC. Therefore, the main sources of conducted differential mode (DM) and common mode (CM) noise of electronic ballasts are identified in this paper. For each source, the noise spectrum is calculated and a noise propagation model is presented. There, also the influence of the LISN and the test receiver is included. Based on the presented models noise spectrums are calculated and validated by measurements. I. INTRODUCTION In Fig. 1 a typical circuit of a two-stage electronic ballast is shown. The basic functions of the inverter stage are: 1) generation of the filament current and lamp voltage to ensure the ignition of the lamp, ) operation of the lamp with a sinusoidal current typically at a frequency of 40 50 khz because of EMI reasons. The inverter stage is often realized using a load-resonant half-bridge topology [1]. An active power factor correction (PFC) stage is required in order to meet the regulations for the input current harmonics and to realize a near-unity power factor. The PFC stage is realized with a boost converter operating at the border between discontinuous and continuous current conduction (so called boundary conduction mode (BCD) or critical conduction mode), which is the standard for power levels required by ballasts for fluorescent lamps. The high-frequency operation of the PFC stage and the inverter causes conducted noise on the input line and radiated electromagnetic noise in the environment of the ballast. In order to prevent interference with other systems, custom designed EMI filters are required to meet the limits for conducted and radiated EM noise, which are regulated in international standards. In the European Union, the relevant standards for lighting systems are EN55015 for conducted and radiated EMI in the range 9 khz - 30 MHz and EN55015 or EN550 for radiated noise in the range 30 MHz - 1 GHz. The conventional way to design an EMC input filter is to build a prototype of the system with an initial filter derived by approximate calculations or experience. The final filter design is found by iterative EMC measurements and modification of the filter until the standards are met with minimal cost of the filter components. An alternative approach for designing an input filter is to simulate the conducted EM noise of the converter [-5]. Using a simulation has the potential to avoid expensive and time-consuming redesigns of the hardware prototypes. Furthermore, the influence of the modulation, topological modifications, layout, etc. can be investigated before building hardware. Therefore, a simulation model for predicting the conducted EM noise spectrum of electronic ballasts for fluorescent lamps is presented and validated in this paper, where the focus is put on the PFC input stage in a first step. Further results including also the inverter stage will be presented in a future paper. The main challenge for EMI simulations is that the EM noise generation in a converter system is highly dependent on circuit and semiconductor parasitics, which are difficult to model and lead to very complex simulations. Therefore, the most important part of this work is to identify the main sources of differential mode (DM) and common mode (CM) noise and the corresponding propagation paths in electrical ballasts and to derive robust and computationally efficient models for the EMI behavior of the ballast. 978-1-444-1668-4/08/$5.00 008 IEEE 439

Fig. 1 Typical circuit of a two-stage electronic ballast. The simulation approach presented in this paper is based on the calculation of the waveforms of each noise source in the time-domain followed by a fast Fourier transform to calculate the spectrum of the noise source. Then, a noise propagation transfer function is identified for each source in order to calculate the spectrum at the input of the EMC test receiver from the noise source spectrum. Therefore, in Section II the modeling of the test receiver including the LISN, the input cable and the EMC test receiver is described. In Section III, the main noise sources for DM and CM noise are identified and the noise propagation models are presented. Section IV describes the implementation of the model in a Java program. Finally, the comparison of the simulation results with measurements is presented in Section V. II. TEST SETUP MODELING The setup for conducted EMI measurements consists of a line impedance stabilizing network (LISN), the input cable and an EMC test receiver (cf. Fig. ). The LISN presents a defined impedance between the mains and the device under test (DUT) in order to guarantee the reproducibility of the measurements. Additionally, it provides an interface between the DUT and the test receiver. The EMC test receiver is a specialized spectrum analyzer implementing the measurement procedures specified in the EMC standards (e.g. CISPR-16). Fig. 3 Schematic of a LISN according to CISPR-16. Si mplified model applied in the simulation. B. Model of the test receiver Fig. 4 shows a simplified block diagram of a test receiver based on the super-heterodyne principle. The input voltage is buffered and attenuated in the first stage and applied to a mixer which multiplies the attenuated signal with the output of a tuneable local oscillator. The output of the mixer is the input signal shifted by the output frequency of the local oscillator, allowing to select the part of the input spectrum which is mapped to the center frequency of the intermediate frequency (IF) filter by tuning the frequency of the oscillator. Fig. Conducted noise emission measurement setup A. Model of the LISN The circuit diagram of a single-phase LISN according to CISPR-16 is shown in Fig. 3. For frequencies above 9 khz, the influence of the filter stage comprising L, C and R on the impedance of the LISN can be neglected. Therefore, the simplified model shown in Fig. 3 is used for in the presented simulations. The voltage V rec is the noise voltage at the input of the test receiver, which has an input resistance R in of 50. Fig. 4 Simplified block diagram of an EMC test receiver. 4393

In CISPR-16, different IF-filters are defined depending on the frequency range of interest. In Band A (9 khz 150 khz) the 6dB bandwidth is 00 Hz, in Band B (150 khz 30 MHz) 9 khz (cf. Table 1). TA BLE I FILTER BANDWIDTH AND TIME CONSTANTS ACCORDING TO CISPR-16. Band A 9 khz - 150 khz Band B 150 khz - 30 MHz IF-filter bandwidth 00 Hz 9 khz QP charging 45 ms 1 ms time constant QP discharging 500 ms 160 ms time constants Mechanical time constant 160 ms 160 ms Several detector types are used for EMC measurements: quasi-peak (QP), peak, average and rms. The final stage of the test receiver is a mechanical time constant defined in the standard for moving coil meters, which is equivalent to a critically damped second-order low-pass filter. In the simulation model, the band-pass filtering is done in the frequency domain, where the operation of the mixer and IF-filter is equivalent to the multiplication of the input spectrum with the previously calculated frequency response of the filter shifted to the frequency under consideration. For an accurate simulation of the detectors, the timedomain voltage waveform at the input of the detector has to be calculated for one mains half-period. For a certain frequency f under consideration, this is done by multiplication of the input spectrum with the response of the IF-filter shifted to f and a subsequent inverse fast Fourier transform (IFFT). The output of the peak detector is the maximum of the resulting voltage waveform. Fig. 5 shows the circuit of a quasi-peak detector. The resistors R 1 and R set the time-constants for charging and discharging the capacitor C as defined in CISPR-16 (see Table 1). Due to the discharge, the output of the quasi-peak detector depends not only on the amplitude envelope of the incoming signal, but also on the pulse repetition rate. The simulation model of the quasi-peak detector is implemented in the time-domain. The input voltage waveform is the same as the one for the peak detector model, but due to the long time constants involved, this signal has to be repeated until the output of the detector reaches the steady-state. Finally, the output signal of the QP-detector is applied to the video filter, resulting in an averaging of the signal. Fig. 5 shows an example of the signals at the input of the detector V Qp,i, at the output V QP,o and the final signal after the video filter V VF,o. Fig. 5 Quasi-peak detector circuit. Simulation result. III. CONVERTER MODELING The main source of DM noise is the input current of the PFC-stage. In the boundary conduction mode, the switch is turned on for a constant time t on, resulting in a peak inductor current proportional to the instantaneous rectified line voltage. During the off-time of the switch, the inductor current decreases and as soon as it reaches zero, the next switching cycle begins. The result is a triangular current waveform with a sinusoidal envelope (Fig. 6 ). Due to the varying turn-off time, the switching frequency is not constant and has a minimum at the peak of the line voltage (Fig. 6 ). The peak current is two times the average current; therefore, the input current spectrum shows high harmonic contents in the range of the switching frequency. Fig. 6 Inductor current waveform. Variation of the switching frequency over a mains half cycle. The CM noise is caused by the parasitic capacitances from switching nodes to the metal case/ground, which is connected to the protective earth (PE). It is assumed in the following that SMD components are used for the power semiconductors. Consequently, the parasitic capacitances are low compared to transistors mounted on an earthed heat sink. Nevertheless, the CM noise levels exceed the limits and need to be considered in the filter 4394

design. Furthermore, the lamp is typically mounted in an earthed luminaire; therefore, additional capacitances exist between the lamp and the luminaire. A. Calculation of the PFC Waveforms Due to the variation of the inductor current amplitude and of the switching frequency, a cycle-by-cycle approach is used to calculate the PFC waveforms for one mains half-period [6]. Assuming a constant on-time t on and DC-bus voltage V DC, the on-time is given by: 4Pout ton (1) V AC where P out is the output power of the PFC stage and the efficiency of the lamp ballast. Assuming a constant line voltage V AC during the switching cycle, the current is increasing linearly and the peak current at the end of the on-time is ton VAC t n 1 0.5ton il, pk, n. () L During the off-time of the switch, the current decreases linearly and the time when i L reaches zero is t off, n V DC i V L, pk, n AC t L n1 0.5t on. (3) Equations (3) and (4) are calculated repeatedly for one mains half-period. The idealized voltage waveform for the CM noise source can be found using: 0; ( tn 1 t tn 1 ton) VC p, n (4) V DC; ( tn 1 ton t tn) In case a modulation function is used for noise shaping [7] or improvement of the input current THD, the output of the controller depends on the modulation function. Therefore, equation (1) is not valid and a simulation of the current including the controller is necessary. Fig. 7 shows the model used for the simulation applied in this paper. i Lb v C p B. Differential Mode Model Fig. 8 shows the model used for the calculation of the DM noise spectrum. The LISN is modelled as described in the previous section and the input capacitor of the PFC is modelled with its first order parasitics. The model is used to derive the transfer function G DM (s) = u rec (s)/i DM (s) which is required for calculating the voltage spectrum at the input of the test receiver resulting from the inductor current spectrum. Fig. 9 shows the comparison of the DM measurement and the simulation result using the propagation model from Fig. 8. In band A (9 khz 150 khz) the simulation shows good agreement with the measurement. In band B (150 khz 30 MHz) the simulated noise level drops too fast compared to the measurement. Noise voltage [dbv] C 1 R 1 L 1 C b R rec v rec C f R C f L C f Fig. 8 DM noise propagation model. Fig. 9 Measurement and simulation of the DM peak spectrum. Comparisons of the simulated results with a circuit simulation using Simplorer TM showed that the bridge rectifier, which is neglected in the noise propagation model, causes significant deviations and must be included in the calculations of the spectrum. C. Improved Model Including Rectifier The input current passing through the bridge rectifier i in is the sum of the inductor current i Lb and the filter capacitor current i Cf. (cf. Fig. 10 ). In Fig. 10 the simulated current i in using the noise propagation model without rectifier (cf. Fig. 8) is shown. The resulting current waveform has also negative values which would be blocked by the rectifier in the real circuit. i Lb Fig. 7 Model used for the calculation of the current and voltage waveforms of the PFC. 4395

3.4 pf for the considered setup, the DC-blocking capacitors of the LISN and the PFC filter capacitor C f can be modeled as short circuits at the frequencies of interest. For the same reason, the inductor L 1 of the LISN and the boost inductor L b are assumed to be open. v rec R rec C p v CM Fig. 10 Input current without rectifier Simulation of the input current i in resulting from the model without rectifier (Fig. 8). This effect of the rectifier is approximated by the following modified simulation procedure: First, the input current i in is calculated in the frequency-domain using the noise propagation model without rectifier and then an inverse FFT is used to find the time-domain current waveform (cf. Fig. 10 ). The rectifier is then approximated by setting all negative parts of the current to zero. Finally, the noise voltage at the input of the test receiver is calculated using the noise propagation mode shown in (Fig. 11). The inclusion of the rectifier in the simulation results in a good agreement of the simulated DM spectrum with measurements (see Section V). C 1 L 1 C b i in 0 Fig. 1 CM noise current when D 1 and D 4 conduct. Simplified CM noise propagation model. This model is only valid for the case a filter capacitor is used across the input or output terminals of the rectifier. If no capacitor is present, the CM current flows only through the diode D 4 or D 3 because of the high impedance of the boost inductance L b [4]. The result is a noise voltage across only one of the LISN impedances, contributing to DM as well as CM noise. IV. IMPLEMENTATION The simulation method described in the previous sections was implemented in a stand-alone Java program (cf. Fig. 13). The input parameters for the simulation of the circuit waveforms are the component values and the operating point of the ballast. Additionally, an EMI filter editor allows selecting the type and the values of the filter components which are simulated including first-order parasitics. The simulated filter transfer functions and noise spectrums are either plotted in the program or saved as text files. R 1 R rec u rec Fig. 11 Modified noise propagation model. D. Common Mode Model The main source of CM noise in the PFC is the parasitic capacitance C p from the drain node of the PFC switch to the case of the ballast. Fig. 1 shows the path of the CM noise current i CM for the case diodes D 1 and D 4 are conducting. The simplified noise propagation model for the calculation of the CM noise spectrum is shown in Fig. 1. Due to the very small parasitic capacitance of Fig. 13 Screenshot of the Java program showing the filter editor and a calculated filter transfer function. 4396

V. COMPARISON WITH MEASUREMENTS In order to verify the models used for the EMI simulation, EMI measurements have been performed with a 35 W T5 ballast (cf. Fig. 14) using a lamp as load. The input filter of the ballast was removed, with the exception of the PFC input capacitor (C f in Fig. 1). A single phase version of a CM-DM noise separator described in [8] was used to measure the emission modes independently. Noise voltage [dbv] 10 100 80 60 40 0 Measurement Simulation 10 4 10 5 10 6 10 7 Frequency [Hz] Fig. 15 Measurement and simulation of the DM peak spectrum and the CM peak spectrum. Fig. 14 Photograph of the 35W ballast and the external DSP control board. A comparison of the simulated DM spectrum with a DM noise measurement can be seen in Fig. 15. The simulation shows good correlation of the simulated results with the measurement over the whole range of the spectrum. The comparison of the CM simulation with the measurements (cf. Fig. 15 ) shows, that the baseline of the CM spectrum is caused by the parasitic capacitance from the drain of the PFC MOSFET to the case of the ballast. The shape of the CM noise spectrum above 1 MHz depends on the dv/dt at turn-on/turn-off of the switch, which is only roughly approximated in the presented model. Additionally, the measured spectrum shows peaks at multiples of the inverter switching frequency (50 khz) which is not yet modeled. The amplitude of the peaks in the range above 150 khz is important for the design of the CM filter. Therefore, the inverter and the parasitics of the lamp will be modeled in the next step. Noise voltage [dbv] Noise voltage [dbv] Fig. 16 Measurement and simulation of the total noise peak spectrum including all EMC filter components. Fig. 16 shows the result of a simulation including the filter components L f and C f (cf. Fig. 1), which are modeled in the DM and CM noise propagation models (Fig. 8 and Fig. 1 ) with their first order parasitics. VI. CONCLUSION In this paper a model for the conducted noise emission of electronics ballasts is derived. There, the significant CM and DM noise sources and paths of the PFC stage have been identified and the influence of the measurement setup has been considered. The model is based on analytical calculations and on simulations, which are all implemented in a stand-alone Java program. For validating the model measurement results are presented, which show a very good correspondence between the calculated and the measured spectrum. In a next step, the influence of the CM noise of the inverter stage on the noise spectrum will be derived and implemented in the Java program. VII. REFERENCES [1] M.K. Kazimierczuk, W. Szaraniec, Electronic ballast for fluorescent lamps, IEEE Transactions on Power Electronics, Volume 8, Issue 4, Oct. 1993, Page(s): 386 395. [] T. Nussbaumer, M.L. Heldwein, J.W. Kolar, Differential Mode Input Filter Design for a Three-Phase Buck-Type PWM Rectifier Based on Modeling of the EMC Test Receiver, IEEE Transactions on Industrial Electronics, Volume 53, Issue 5, Oct. 006, Page(s): 1649 1661. 4397

[3] W. Zhang; M.T. Zhang, F.C. Lee, J. Roudet, E. Clavel, Conducted EMI analysis of a boost PFC circuit, Proceedings of the Twelfth Annual Applied Power Electronics Conference and Exposition, 1997, Volume 1, 3-7 Feb. 1997, Page(s): 3 9. [4] L. Yang; B. Lu; W. Dong; Z. Lu; M. Xu, F.C. Lee, W.G. Odendaal, Modeling and characterization of a 1 KW CCM PFC converter for conducted EMI prediction, Proceedings of the Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 004, Volume, 004, Page(s): 763 769. [5] J. Meng, W. Ma, L. Zhang, Z. Zhao, Identification of essential coupling path models for conducted EMI prediction in switching power converters, Proceedings of the IEEE Industry Applications Society 39th Annual Meeting, 004, Volume: 3, Page(s): 183-1839. [6] D. Kübrich, M. Schmid, T. Dürbaum, A fast calculation tool for the design of PFC converters-method and application, Proceedings of the 3nd Annual Conference of the IEEE Industrial Electronics Society, 005, 6-10 Nov. 005, Page(s): 6 pp. [7] M. Albach, An ac-dc converter with low mains current distortion and minimized conducted emissions, Proceedings of the 3rd European Power Electronics Conference, 1989, Vol. 1, p. 457 460. [8] M.L. Heldwein, T. Nussbaumer, F. Beck, J.W. Kolar, Novel Three-Phase CM/DM Conducted Emissions Separator, Proceedings of the 0th Annual IEEE Applied Power Electronics Conference and Exposition, 005, Vol., pp. 797 80. 4398