description/ordering information

Similar documents
TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

description/ordering information

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

description/ordering information

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN75150 DUAL LINE DRIVER

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

description/ordering information

SN74LV04A-Q1 HEX INVERTER

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

description/ordering information

1 to 4 Configurable Clock Buffer for 3D Displays

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904Q DUAL OPERATIONAL AMPLIFIERS

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

description logic diagram (positive logic) logic symbol

PRECISION VOLTAGE REGULATORS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

MC3303, MC3403 QUADRUPLE LOW-POWER OPERATIONAL AMPLIFIERS

description/ordering information

SN75124 TRIPLE LINE RECEIVER


description/ordering information

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

MC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

description/ordering information

5-V Dual Differential PECL Buffer-to-TTL Translator

CD54HC4015, CD74HC4015

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

3.3 V Dual LVTTL to DIfferential LVPECL Translator

description/ordering information

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

CD54/74AC283, CD54/74ACT283

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

CD74AC251, CD74ACT251

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

5-V PECL-to-TTL Translator

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

Dual Voltage Detector with Adjustable Hysteresis

CD54HC147, CD74HC147, CD74HCT147

P-Channel NexFET Power MOSFET

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

LM148, LM248, LM348 QUADRUPLE OPERATIONAL AMPLIFIERS

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

High-Side, Bidirectional CURRENT SHUNT MONITOR

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

description/ordering information

L293, L293D QUADRUPLE HALF-H DRIVERS

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

3.3 V ECL 1:2 Fanout Buffer

Precision Gain = 10 DIFFERENTIAL AMPLIFIER

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

NE5532, NE5532A DUAL LOW-NOISE OPERATIONAL AMPLIFIERS

Technical Documents. SLPS532A MARCH 2015 REVISED DECEMBER 2017 CSD18536KCS 60 V N-Channel NexFET Power MOSFET

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN54AC04, SN74AC04 HEX INVERTERS

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

CD54HC7266, CD74HC7266

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

description/ordering information

ORDERING INFORMATION PACKAGE

description/ordering information

OUTPUT INPUT ADJUSTMENT INPUT INPUT ADJUSTMENT INPUT

description/ordering information

description/ordering information

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

SINGLE SCHMITT-TRIGGER BUFFER

description/ordering information

LF347, LF347B JFET-INPUT QUAD OPERATIONAL AMPLIFIERS

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

LM317M 3-TERMINAL ADJUSTABLE REGULATOR

Precision, Gain of 0.2 Level Translation DIFFERENCE AMPLIFIER

TPA W MONO AUDIO POWER AMPLIFIER WITH HEADPHONE DRIVE

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE

description logic diagram (positive logic) logic symbol

Transcription:

The LM118 and LM218 are obsolete and are no longer supplied. Small Signal Bandwidth... 15 MHz Typ Slew Rate... 50 V/µs Min Bias Current... 250 na Max (LM118, LM218) Supply Voltage Range... ±5 V to ±20 V Internal Frequency Compensation Input and Output Overload Protection Same Pin Assignments as General-Purpose Operational Amplifiers description/ordering information The LM118, LM218, and LM318 are precision, fast operational amplifiers designed for applications requiring wide bandwidth and high slew rate. They feature a factor-of-ten increase in speed over general-purpose devices without sacrificing dc performance. These operational amplifiers have internal unity-gain frequency compensation. This considerably simplifies their application because no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. For inverting applications, feed-forward compensation boosts the slew rate to over 150 V/µs and almost double the bandwidth. Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the settling time for 0.1% error band to under 1 µs. SLOS063B JUNE 1976 REVISED DECEMBER 2002 The high speed and fast settling time of these operational amplifiers make them useful in A/D converters, oscillators, active filters, sample-and-hold circuits, and general-purpose amplifiers. TA VIOmax AT 25 C 0 C to 70 C 10 mv SOIC (D) ORDERING INFORMATION ORDERABLE PACKAGE PART NUMBER TOP-SIDE MARKING PDIP (P) Tube of 50 LM318P LM318P Tube of 75 Reel of 2500 LM118...JG PACKAGE LM218...D OR P PACKAGE LM318... D, P, OR PS PACKAGE (TOP VIEW) BAL/COMP1 IN IN+ V CC LM318D LM318DR LM318 SOP (PS) Reel of 2000 LM318PSR LM18 Package drawings, standard packing quantities, thermal data, symboliztion, and PCB design guidelines are available at www.ti.com/sc/package. IN IN+ 1 2 3 4 8 7 6 5 LM118... FK PACKAGE (TOP VIEW) BAL/COMP1 VCC BAL/COMP3 COMP2 3 4 2 1 20 19 18 5 6 7 17 16 15 8 14 9 10 11 12 13 No internal connection COMP2 V CC+ OUT BAL/COMP3 V CC+ OUT Copyright 2002, Texas Instruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

SLOS063B JUNE 1976 REVISED DECEMBER 2002 symbol The LM118 and LM218 are obsolete and are no longer supplied. BAL/COMP1 COMP2 BAL/COMP3 1 8 5 IN+ IN 3 2 + 6 OUT Pin numbers shown are for the D, JG, P, and PS packages. schematic BAL/COMP3 BAL/COMP1 COMP2 VCC+ 2 kω 150 kω 2 kω 100 pf 5 kω 5 kω 20 kω 20 kω 13 Ω 25 Ω OUT IN 1 kω 1 kω 6 pf 3.5 kω 33 Ω 28 pf 5 kω 50 Ω 1.7 kω 4 kω IN+ 30 Ω 500 Ω 5.6 kω 20 kω 110 Ω 1.2 kω 1.2 kω 30 Ω VCC Component values shown are nominal. 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

The LM118 and LM218 are obsolete and are no longer supplied. SLOS063B JUNE 1976 REVISED DECEMBER 2002 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage: V CC+ (see Note 1)........................................................... 20 V V CC (see Note 1).......................................................... 20 V Input voltage, V I (either input, see Notes 1 and 2)............................................. ±15 V Differential input current, V ID (see Note 3).................................................... ±10 V Duration of output short circuit (see Note 4)............................................... Unlimited Operating virtual junction temperature, T J................................................... 150 C Package thermal impedance, θ JA (see Notes 5 and 6): D package............................ 97 C/W P package............................ 85 C/W PS package........................... 95 C/W Package thermal impedance, θ JC (see Notes 7 and 8): FK package......................... 5.61 C/W JG package......................... 14.5 C/W Case temperature for 60 seconds: FK package.............................................. 260 C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: JG package.................... 300 C Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: D, P, PS, or PW package........ 260 C Storage temperature range, T stg................................................... 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between VCC+ and VCC. 2. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less. 3. The inputs are shunted with two opposite-facing base-emitter diodes for overvoltage protection. Therefore, excessive current flows if a different input voltage in excess of approximately 1 V is applied between the inputs unless some limiting resistance is used. 4. The output can be shorted to ground or either power supply. For the LM118 and LM218 only, the unlimited duration of the short circuit applies at (or below) 85 C case temperature or 75 C free-air temperature. 5. Maximum power dissipation is a function of TJ(max), θja, and TA. The maximum allowable power dissipation at any allowable ambient temperautre is PD = (TJ(max) TA)/θJA. Operating at the absolute maximum TJ of 150 C can affect reliability. 6. The package thermal impedance is calculated in accordance with JESD 51-7. 7. Maximum power dissipation is a function of TJ(max), θjc, and TC. The maximum allowable power dissipation at any allowable ambient temperautre is PD = (TJ(max) TC)/θJC. Operating at the absolute maximum TJ of 150 C can affect reliability. 8. The package thermal impedance is calculated in accordance with MIL-STD-883. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

SLOS063B JUNE 1976 REVISED DECEMBER 2002 electrical characteristics at specified free-air temperature (see Note 5) PARAMETER VIO Input offset voltage VO = 0 IIO Input offset current VO = 0 IIB Input bias current VO = 0 The LM118 and LM218 are obsolete and are no longer supplied. TEST LM118, LM218 LM318 CONDITIONS TA MIN TYP MAX MIN TYP MAX 25 C 2 4 4 10 Full range 6 15 25 C 6 50 30 200 Full range 100 300 25 C 120 250 150 500 Full range 500 750 VICR Common-mode input voltage range VCC± = ±15 V Full range ±11.5 ±11.5 V VOM AVD Maximum peak output voltage swing Large-signal differential voltage amplification VCC± = ±15 V, RL = 2 kω UNIT Full range ±12 ±13 ±12 ±13 V VCC± = ±15 V, 25 C 50 200 25 200 VO = ±10 V, RL 2 kω Full range 25 20 B1 Unity-gain bandwidth VCC± = ±15 V 25 C 15 15 MHz ri Input resistance 25 C 1* 3 0.5 3 MΩ CMRR Common-mode rejection ratio VIC = VICRmin Full range 80 100 70 100 db ksvr Supply-voltage rejection ratio ( VCC/ VIO) mv na na V/mV Full range 70 80 65 80 db ICC Supply current VO = 0, No load 25 C 5 8 5 10 ma * On products compliant to MIL-STD-883, Class B, this parameter is not production tested. All characteristics are measured under open-loop conditions with common-mode input voltage, unless otherwise specified. Full range for LM118 is 55 C to 125 C, full range for LM218 is 25 C to 85 C, and full range for LM318 is 0 C to 70 C. NOTE 9: Unless otherwise noted, VCC = ±5 V to ±20 V. All typical values are at VCC± = ±15 V and TA = 25 C. operating characteristics, V CC± = ±15 V, T A = 25 C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT SR Slew rate at unity gain VI = 10 V, CL = 100 pf, See Figure 1 50* 70 V/µs * On products compliant to MIL-STD-883, Class B, this parameter is not production tested. PARAMETER MEASUREMENT INFORMATION 2 kω Input 10 V Input 2 kω 1 kω + 100 pf Output Output 10% 90% VO 0 V 10 V 0 V TEST CIRCUIT Figure 1. Slew Rate tt SR V O t t VOLTAGE WAVEFORMS 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan LM318D ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) LM318DE4 ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) LM318DG4 ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) LM318DR ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) LM318DRG4 ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) LM318P ACTIVE PDIP P 8 50 Pb-Free (RoHS) LM318PE4 ACTIVE PDIP P 8 50 Pb-Free (RoHS) LM318PSR ACTIVE SO PS 8 2000 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-1-260C-UNLIM 0 to 70 LM318 CU NIPDAU Level-1-260C-UNLIM 0 to 70 LM318 CU NIPDAU Level-1-260C-UNLIM 0 to 70 LM318 CU NIPDAU Level-1-260C-UNLIM 0 to 70 LM318 CU NIPDAU Level-1-260C-UNLIM 0 to 70 LM318 CU NIPDAU N / A for Pkg Type 0 to 70 LM318P CU NIPDAU N / A for Pkg Type 0 to 70 LM318P CU NIPDAU Level-1-260C-UNLIM 0 to 70 L318 Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant LM318DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 LM318PSR SO PS 8 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LM318DR SOIC D 8 2500 340.5 338.1 20.6 LM318PSR SO PS 8 2000 367.0 367.0 38.0 Pack Materials-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, ILUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, ILUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, IIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Instruments Incorporated