description/ordering information

Similar documents
SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN75150 DUAL LINE DRIVER


SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

description logic diagram (positive logic) logic symbol

SN75158 DUAL DIFFERENTIAL LINE DRIVER

description/ordering information

DS8830, SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SN75124 TRIPLE LINE RECEIVER

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

description/ordering information

description logic diagram (positive logic) logic symbol

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

description logic diagram (positive logic) logic symbol

description/ordering information

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

1 to 4 Configurable Clock Buffer for 3D Displays

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

SN74LV04A-Q1 HEX INVERTER

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SN54AC04, SN74AC04 HEX INVERTERS

description/ordering information

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

ua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

CD54AC04, CD74AC04 HEX INVERTERS

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

description/ordering information

CD54HC7266, CD74HC7266

description/ordering information

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

description/ordering information

description logic symbol

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

CD54HC4015, CD74HC4015

description/ordering information

ORDERING INFORMATION PACKAGE

description/ordering information

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD54/74AC283, CD54/74ACT283

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

description/ordering information

CD54HC280, CD74HC280, CD54HCT280, CD74HCT280

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN75150 DUAL LINE DRIVER

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

3.3 V Dual LVTTL to DIfferential LVPECL Translator

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE


description/ordering information

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS

description logic diagram (positive logic) logic symbol

5-V Dual Differential PECL Buffer-to-TTL Translator

CD54/74AC280, CD54/74ACT280

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

description/ordering information

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

description/ordering information

PRECISION VOLTAGE REGULATORS

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

description/ordering information

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

CD74AC251, CD74ACT251

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

description/ordering information

SN75150 DUAL LINE DRIVER

SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

Transcription:

SLLS094C SEPTEMBER 1983 REVISED MAY 2004 Meet or Exceed the Requirements of ANSI TIA/ EIA-232-E and ITU Recommendation V.28 Current-Limited Output: 10 ma Typical Power-Off Output Impedance: 300 Ω Minimum Slew Rate Control by Load Capacitor Flexible Supply-Voltage Range Input Compatible With Most TTL Circuits description/ordering information The MC1488, SN55188, and SN75188 are monolithic quadruple line drivers designed to interface data terminal equipment with data communications equipment in conformance with ANSI TIA/EIA-232-E, using a diode in series with each supply-voltage terminal as shown under typical applications. The SN55188 is characterized for operation over the full military temperature range of 55 C to 125 C. The MC1488 and SN75188 are characterized for operation from 0 C to 70 C. SN55188...J OR W PACKAGE SN75188... D, N, OR NS PACKAGE MC1488...N PACKAGE (TOP VIEW) 1Y NC 2A NC 2B V CC 1A 1Y 2A 2B 2Y GND 1 2 3 4 5 6 7 14 13 12 11 10 9 8 V CC + 4B 4A 4Y 3B 3A 3Y SN55188... FK PACKAGE (TOP VIEW) 1A VCC NC VCC+ 3 4 2 1 20 19 18 5 6 7 17 16 15 8 14 9 10 11 12 13 2Y GND NC 3Y 3A 4B 4A NC 4Y NC 3B TA 0 C to 70 C 55 C to 125 C PDIP (N) SOIC (D) ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING Tube of 25 MC1488N MC1488N Tube of 25 SN75188N SN75188N Tube of 50 Reel of 2500 SN75188D SN75188DR SN75188 SOP (NS) Reel of 2000 SN75188NSR SN75188 CDIP (J) Tube of 25 SN55188J SNJ55188J NC No internal connection SN55188J SNJ55188J CFP (W) Tube of 150 SNJ55188W SNJ55188W LCCC (FK) Tube of 55 SNJ55188FK SNJ55188FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 2004, Texas Instruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

SLLS094C SEPTEMBER 1983 REVISED MAY 2004 FUNCTION TABLE (drivers 2 4) A B Y H H L L X H X L H H = high level, L = low level, X = irrelevant logic diagram (positive logic) 1A 2 3 1Y 2A 2B 4 5 6 2Y 3A 3B 9 10 8 3Y 4A 4B 12 11 13 4Y Positive logic Y = A (driver 1) Y = AB or A + B (drivers 2 thru 4) schematic (each driver) To Other Drivers VCC + Input(s) A B 8.2 kω 6.2 kω 3.6 kω 70 Ω 300 Ω Output GND To Other Drivers 10 kω 3.7 kω 70 Ω VCC To Other Drivers Resistor values shown are nominal. 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SLLS094C SEPTEMBER 1983 REVISED MAY 2004 absolute maximum ratings over operating free-air temperature (unless otherwise noted) Supply voltage, V CC+ at (or below) 25 C free-air temperature (see Notes 1 and 2)................. 15 V Supply voltage, V CC at (or below) 25 C free-air temperature (see Notes 1 and 2)................ 15 V Input voltage, V I.................................................................... 15 V to 7 V Output voltage, V O................................................................. 15 V to 15 V Continuous total power dissipation (see Note 2).......................... See Dissipation Rating Table Package thermal impedance, θ JA (see Notes 3 and 4): D package............................ 86 C/W N package............................ 80 C/W NS package........................... 76 C/W Operating virtual junction temperature, T J................................................... 150 C Case temperature for 60 seconds, FK package.............................................. 260 C Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or W package................ 300 C Storage temperature range, T stg................................................... 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values are with respect to the network ground terminal. 2. For operation above 25 C free-air temperature, refer to the maximum supply voltage curve, Figure 6. In the J package, SN55188 chips are alloy mounted. 3. Maximum power dissipation is a function of TJ(max), θja, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) TA)/θJA. Selecting the maximum of 150 C can affect reliability. 4. The package thermal impedance is calculated in accordance with JESD 51-7. PACKAGE DISSIPATION RATING TABLE TA 25 C DERATING FACTOR TA = 70 C TA = 125 C POWER RATING ABOVE TA = 25 C POWER RATING POWER RATING FK 1375 mw 11.0 mw/ C 880 mw 275 mw J 1375 mw 11.0 mw/ C 880 mw 275 mw W 1000 mw 8.0 mw/ C 640 mw 200 mw recommended operating conditions SN55188 MC1488, SN75188 MIN NOM MAX MIN NOM MAX UNIT VCC+ Supply voltage 7.5 9 15 7.5 9 15 V VCC Supply voltage 7.5 9 15 7.5 9 15 V VIH High-level input voltage 1.9 1.9 V VIL Low-level input voltage 0.8 0.8 V TA Operating free-air temperature 55 125 0 70 C POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

SLLS094C SEPTEMBER 1983 REVISED MAY 2004 electrical characteristics over operating free-air temperature range, V CC± = ±9 V (unless otherwise noted) VOH VOL PARAMETER High-level output voltage Low-level output voltage TEST CONDITIONS VCC + = 9 V, VIL = 0.8 V, VCC = 9 V RL = 3 kω VCC + = 13.2 V, VCC = 13.2 V VCC + = 9 V, VIH = 1.9 V, VCC = 9 V RL = 3 kω VCC + = 13.2 V, VCC = 13.2 V SN55188 MC1488, SN75188 MIN TYP MAX MIN TYP MAX 6 7 6 7 9 10.5 9 10.5 7 6 7 6 10.5 9 10.5 9 IIH High-level input current VI = 5 V 10 10 µa IIL Low-level input current VI = 0 1 1.6 1 1.6 ma IOS(H) IOS(L) ro ICC + Short-circuit output current at high level Short-circuit output current at low level UNIT VI = 0.8 V, VO = 0 4.6 9 13.5 6 9 12 ma VI = 1.9 V, VO = 0 4.6 9 13.5 6 9 12 ma Output resistance, VCC + = 0, VCC = 0, power off VO = 2 V to 2 V 300 300 Ω VCC + = 9 V, All inputs at 1.9 V 15 20 15 20 No load All inputs at 0.8 V 4.5 6 4.5 6 Supply current from VCC + = 12 V, All inputs at 1.9 V 19 25 19 25 VCC + No load All inputs at 0.8 V 5.5 7 5.5 7 VCC + = 15 V, All inputs at 1.9 V 34 34 No load, TA = 25 C All inputs at 0.8 V 12 12 VCC = 9 V, All inputs at 1.9 V 13 17 13 17 No load All inputs at 0.8 V 0.5 0.015 All inputs at 1.9 V 18 23 18 23 ICC Supply current from ICC V CC = 12 V, No load All inputs at 0.8 V 0.5 0.015 PD Total power dissipation VCC = 15 V, All inputs at 1.9 V 34 34 No load, TA = 25 C All inputs at 0.8 V 2.5 2.5 VCC + = 9 V, VCC = 9 V, No load VCC + = 12 V, VCC = 12 V, No load 333 333 576 576 All typical values are at TA = 25 C. The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only, e.g., if 6 V is a maximum, the typical value is a more negative voltage. Not more than one output should be shorted at a time. V V ma ma mw 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SLLS094C SEPTEMBER 1983 REVISED MAY 2004 switching characteristics, V CC± = ±9 V, T A = 25 C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tplh Propagation delay time, low- to high-level output 220 350 ns tphl Propagation delay time, high- to low-level output RL = 3 kω, CL = 15 pf, 100 175 ns ttlh Transition time, low- to high-level output See Figure 1 55 100 ns tthl Transition time, high- to low-level output 45 75 ns ttlh Transition time, low- to high-level output RL = 3 kω to 7 kω, CL = 2500 pf, 2.5 µs tthl Transition time, high- to low-level output See Figure 1 3.0 µs Measured between 10% and 90% points of output waveform Measured between 3 V and 3 V points on the output waveform (TIA / EIA-232-E conditions) PARAMETER MEASUREMENT INFORMATION Pulse Generator (see Note A) Input RL Output CL (see Note B) Input Output tphl 90% 1.5 V 50% 10% 1.5 V tplh 50% 90% 10% 3 V 0 V VOH VOL TEST CIRCUIT tthl ttlh VOLTAGE WAVEFORMS NOTES: A. The pulse generator has the following characteristics: tw = 0.5 µs, PRR 1 MHz, ZO = 50 Ω. B. CL includes probe and jig capacitance. Figure 1. Test Circuit and Voltage Waveforms POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

SLLS094C SEPTEMBER 1983 REVISED MAY 2004 TYPICAL CHARACTERISTICS VO V O Output Voltage V 12 6 VOLTAGE TRANSFER CHARACTERISTICS ÎÎÎÎÎÎÎÎ VCC + = 6 V, VCC = 6 V 3 0 3 6 9 VCC + = 12 V, VCC = 12 V 9ÎÎÎÎÎÎÎÎ VCC + = 9 V, VCC = 9 V ÎÎÎ RL = 3 kω TA = 25 C IO I O Output Current ma 20 16 12 8 4 0 4 8 12 16 ÎÎÎÎÎ ÎÎÎÎ VCC + = 9 V VCC = 9 V TA = 25 C OUPUT CURRENT vs OUTPUT VOLTAGE VOH(VI = 0.8 V) VOL(VI = 1.9 V) ÎÎÎÎ 3-kΩ Load Line 12 0 0.2 0.4 0.6 0.8 1 1.2 1.4 VI Input Voltage V 1.6 1.8 2 20 16 12 8 4 0 4 8 VO Output Voltage V 12 16 Figure 2 Figure 3 IOS Short-Circuit Output Current ma ÁÁ 12 9 6 3 0 3 6 9 SHORT-CIRCUT OUTPUT CURRENT vs FREE-AIR TEMPERATURE ÎÎÎÎÎ VCC + = 9 V ÎÎÎÎÎ VCC = 9 V VO = 0 IOS(L) (VI = 1.9 V) ÎÎÎÎÎÎ IOS(H) (VI = 0.8 V) µs SR Slew Rate V/ 1000 100 10 SLEW RATE vs LOAD CAPACITANCE ÁÁÁÁ VCC + = 9 V ÁÁÁÁ VCC = 9 V RL = ÎÎÎÎÎ ÁÁÁÁ TA = 25 C 12 100 75 50 25 0 25 50 75 100 TA Free-Air Temperature C 125 150 1 10 100 1000 CL Load Capacitance pf 10000 Figure 4 Figure 5 Data for temperatures below 0 C and above 70 C are applicable to SN55188 circuit only. 6 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SLLS094C SEPTEMBER 1983 REVISED MAY 2004 THERMAL INFORMATION 16 MAXIMUM SUPPLY VOLTAGE vs FREE-AIR TEMPERATURE Maximum Supply Voltage V VCC 14 12 10 8 6 4 2 RL 3 kω (from each output to GND) 0 75 50 25 0 25 50 75 TA Free-Air Temperature C 100 125 Figure 6 Data for temperatures below 0 C and above 70 C are applicable to the SN55188 circuit only. VCC + = 12 V VCC = 12 V APPLICATION INFORMATION Input From TTL or DTL 1/4 SN55188 or SN75188 1/4 SN55188 or SN75188 1/4 SN55188 or SN75188 1/4 SN55188 or SN75188 3 V 5 V Output to MOS 1 kω 10 V to 0 V 10 kω 12 V Output to RTL 0.7 V to 3.7 V Output to DTL 0.7 V to 5.7 V Output to HNIL 0.7 V to 10 V Figure 7. Logic Translator Applications 188 ±15 V Output 188 VCC + VCC VCC + VCC Diodes placed in series with the VCC+ and VCC leads protect the SN55188/SN75188 in the fault condition in which the device outputs are shorted to ±15 V, and the power supplies are at low voltage and provide low-impedance paths to ground. Figure 8. Power-Supply Protection to Meet Power-Off Fault Conditions of ANSI TIA/ EIA-232-E POST OFFICE BOX 655303 DALLAS, TEXAS 75265 7

PACKAGE OPTION ADDENDUM www.ti.com 25-Oct-2016 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) 5962-86889012A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-86889012A SNJ55 188FK Device Marking 5962-8688901CA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-8688901CA SNJ55188J 5962-8688901DA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-8688901DA SNJ55188W MC1488N ACTIVE PDIP N 14 25 Pb-Free (RoHS) MC1488NE4 ACTIVE PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type 0 to 70 MC1488N CU NIPDAU N / A for Pkg Type 0 to 70 MC1488N SN55188J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 SN55188J (4/5) Samples SN75188D ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) SN75188DE4 ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) SN75188DR ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) SN75188DRE4 ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) SN75188DRG4 ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) SN75188N ACTIVE PDIP N 14 25 Pb-Free (RoHS) SN75188NE4 ACTIVE PDIP N 14 25 Pb-Free (RoHS) SN75188NSR ACTIVE SO NS 14 2000 Green (RoHS & no Sb/Br) SN75188NSRG4 ACTIVE SO NS 14 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75188 CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75188 CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75188 CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75188 CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75188 CU NIPDAU N / A for Pkg Type 0 to 70 SN75188N CU NIPDAU N / A for Pkg Type 0 to 70 SN75188N CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75188 CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75188 SNJ55188FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-86889012A SNJ55 Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 25-Oct-2016 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking SNJ55188J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-8688901CA SNJ55188J SNJ55188W ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-8688901DA SNJ55188W 188FK (4/5) Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. Addendum-Page 2

PACKAGE OPTION ADDENDUM www.ti.com 25-Oct-2016 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF SN55188, SN75188 : Catalog: SN75188 Military: SN55188 NOTE: Qualified Version Definitions: Catalog - TI's standard catalog product Military - QML certified for Military and Defense Applications Addendum-Page 3

PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant SN75188DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 SN75188NSR SO NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN75188DR SOIC D 14 2500 367.0 367.0 38.0 SN75188NSR SO NS 14 2000 367.0 367.0 38.0 Pack Materials-Page 2

SCALE 0.900 PACKAGE OUTLINE J0014A CDIP - 5.08 mm max height CERAMIC DUAL IN LINE PACKAGE PIN 1 ID (OPTIONAL) A 4X.005 MIN [0.13].015-.060 TYP [ 0.38-1.52] 12X.100 [2.54] 1 14 14X.045-.065 [ 1.15-1.65] 14X.014-.026 [ 0.36-0.66].010 [0.25] C A B.754-.785 [ 19.15-19.94] 7 8 B.245-.283 [ 6.22-7.19].308-.314 [ 7.83-7.97] AT GAGE PLANE.2 MAX TYP [5.08] C.13 MIN TYP [3.3] SEATING PLANE.015 GAGE PLANE [0.38] 0-15 TYP 14X.008-.014 [0.2-0.36] 4214771/A 05/2017 NOTES: 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This package is hermitically sealed with a ceramic lid using glass frit. 4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only. 5. Falls within MIL-STD-1835 and GDIP1-T14. www.ti.com

J0014A EXAMPLE BOARD LAYOUT CDIP - 5.08 mm max height CERAMIC DUAL IN LINE PACKAGE SEE DETAIL A (.300 ) TYP [7.62] SEE DETAIL B 1 14 12X (.100 ) [2.54] SYMM 14X (.039) [1] 7 8 SYMM LAND PATTERN EXAMPLE NON-SOLDER MASK DEFINED SCALE: 5X.002 MAX [0.05] ALL AROUND (.063) [1.6] SOLDER MASK OPENING METAL (.063) [1.6] METAL (R.002 ) TYP [0.05] DETAIL A SCALE: 15X SOLDER MASK OPENING DETAIL B 13X, SCALE: 15X.002 MAX [0.05] ALL AROUND 4214771/A 05/2017 www.ti.com

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Instruments Incorporated