Charge Pre-Amplifier.

Similar documents
Preamplifier shaper: The preamplifier. The shaper. The Output.

Low noise Amplifier, simulated and measured.

Low Noise Amplifier for Capacitive Detectors.

Readout Electronics. P. Fischer, Heidelberg University. Silicon Detectors - Readout Electronics P. Fischer, ziti, Uni Heidelberg, page 1

Testing and Stabilizing Feedback Loops in Today s Power Supplies

Op-Amp Simulation Part II

INTRODUCTION TO ELECTRONICS EHB 222E

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Advanced Operational Amplifiers

Improving Amplifier Voltage Gain

DAT175: Topics in Electronic System Design

Chapter 8. Field Effect Transistor

Electronic Devices. Floyd. Chapter 9. Ninth Edition. Electronic Devices, 9th edition Thomas L. Floyd

Figure 1: JFET common-source amplifier. A v = V ds V gs

Performance of Revised TVC Circuit. PSD8C Version 2.0. Dr. George L. Engel

3-Stage Transimpedance Amplifier

Federal Urdu University of Arts, Science & Technology Islamabad Pakistan THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB

Homework Assignment 07

HINP4 Progress Report

Homework Assignment 07

LF411 Low Offset, Low Drift JFET Input Operational Amplifier

Unit III FET and its Applications. 2 Marks Questions and Answers

LF155/LF156/LF355/LF356/LF357 JFET Input Operational Amplifiers

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Noise. P. Fischer, Heidelberg University. Advanced Analogue Building Blocks: Noise P. Fischer, ziti, Uni Heidelberg, page 1

Chapter 8: Field Effect Transistors

Phy 335, Unit 4 Transistors and transistor circuits (part one)

Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Lecture 6: Digital/Analog Techniques

LF353 Wide Bandwidth Dual JFET Input Operational Amplifier

LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier

ECE 310L : LAB 9. Fall 2012 (Hay)

Field Effect Transistors

Amptek sets the New State-of-the-Art... Again! with Cooled FET

LF444 Quad Low Power JFET Input Operational Amplifier

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers

LF442 Dual Low Power JFET Input Operational Amplifier

Matched N-Channel JFET Pairs

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

New Technique Accurately Measures Low-Frequency Distortion To <-130 dbc Levels by Xavier Ramus, Applications Engineer, Texas Instruments Incorporated


Topology Selection: Input

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Status of Front End Development

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

New Techniques for Testing Power Factor Correction Circuits

TL082 Wide Bandwidth Dual JFET Input Operational Amplifier

Testing Power Factor Correction Circuits For Stability

Lecture 2, Amplifiers 1. Analog building blocks

Homework Assignment 06

JFET Noise. Figure 1: JFET noise equivalent circuit. is the mean-square thermal drain noise current and i 2 fd

Solid State Devices & Circuits. 18. Advanced Techniques

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

Homework Assignment 10

ITT Technical Institute. ET215 Devices 1. Chapter

Vishay Siliconix AN724 Designing A High-Frequency, Self-Resonant Reset Forward DC/DC For Telecom Using Si9118/9 PWM/PSM Controller.

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT BIT, 250KSPS ADC

LM2412 Monolithic Triple 2.8 ns CRT Driver

AN-1106 Custom Instrumentation Amplifier Design Author: Craig Cary Date: January 16, 2017

2.Circuits Design 2.1 Proposed balun LNA topology

Hello, and welcome to the Texas Instruments Precision overview of AC specifications for Precision DACs. In this presentation we will briefly cover

ECE 255, MOSFET Amplifiers

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

Basic OpAmp Design and Compensation. Chapter 6

When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required.

Design and Simulation of Low Voltage Operational Amplifier

ECEN 474/704 Lab 6: Differential Pairs

CMOS Operational-Amplifier

Design and Analysis of Two-Stage Op-Amp in 0.25µm CMOS Technology

SUMMARY/DIALOGUE 2 PRESHAPE PIXEL OVERVIEW 3 BRIEF OPERATING INSTRUCTIONS 3 PRESHAPE PIXEL SIMULATION: EXAMPLE OPERATION 4 PRESHAPE PIXEL SIMULATION:

INFN Laboratori Nazionali di Legnaro, Marzo 2007 FRONT-END ELECTRONICS PART 2

TL082 Wide Bandwidth Dual JFET Input Operational Amplifier

ECE 255, MOSFET Basic Configurations

CDTE and CdZnTe detector arrays have been recently

Basic distortion definitions

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

A 40 MHz Programmable Video Op Amp

Matched N-Channel JFET Pairs

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

BJT Circuits (MCQs of Moderate Complexity)

LF444 Quad Low Power JFET Input Operational Amplifier

Fast CMOS Transimpedance Amplifier and Comparator circuit for readout of silicon strip detectors at LHC experiments

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

Physics 160 Lecture 11. R. Johnson May 4, 2015

LIMITATIONS IN MAKING AUDIO BANDWIDTH MEASUREMENTS IN THE PRESENCE OF SIGNIFICANT OUT-OF-BAND NOISE

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

TWO AND ONE STAGES OTA

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

Sensors & Transducers Published by IFSA Publishing, S. L.,

Chapter 8: Field Effect Transistors

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

AN102. JFET Biasing Techniques. Introduction. Three Basic Circuits. Constant-Voltage Bias

Transcription:

Charge Pre-Amplifier. Introduction. The schematic of the charge Pre-Amplifier is drawn in figure 1. In a charge amplifier the main feedback is a capacitor. In the ideal case the capacitor is the only feedback. All input charge will flow into this capacitor. This gives an output voltage of: Q U =. C The demands for the amplifier, to get all input charge on the capacitor, are: 1. Very high gain, 2. Very high bandwidth, 3. No leakage of charge. This amplifier cannot been made within the design limits, so we will have to compromise on all three points. 1. Very high gain: When the gain is infinitive the input of the amplifier becomes the so-called virtual ground. When the gain of the amplifier is smaller an error signal appears on the input of the amplifier. This signal will cause some of the input charge to stay on the detector- and input- capacitor. This charge is not used to produce output signal and therefor lost. 2. Very high bandwidth: When the bandwidth is infinitive the output will follow the input without distortion. The bandwidth however is limited. The pulse shape at the output has distortion due to this limitation. The settling time of the signal on the output is longer. An other result of this being slower is the fact, that part of the input charge is gone already before the output is on it's end value. It makes the end value lower as it could be. 3. No leakage of charge: It's impossible to build an amplifier without any charge leakage, because without it's impossible to control the DC set point of the amplifier. For signals with a known timing it's possible to make the leakage switched. In our case the timing of the input signal is random, so a continuous leakage is needed. The disadvantaged of this circuit is the fact that some input charge is lost into the resistor without giving any contribution to the output signal. 1

The schema of the amplifier: Figure 1: The schema of the amplifier. 2

The schema of the amplifier is drawn in figure 1. Used for the amplifier is the folded cascode principal. Reason for this principal is to give the amplifier two different sides. 1. The input side: On the input the FET must be big, to keep the amplifier noise contribution low, and realise a high g m. 2. The output side: The FET on the output must be small, to make high speeds possible. The input FET M0 converts the input signal into a current change. The current source M1 does not allow this change, so the only way this i can flow is into the source of M16. The load of M16 is the second current source M13. Between these point (net73) the output voltage ( v) appears. All feedback should be realised from this point. The DC set point on the gate of the input FET however is about -1 V. To realise a nice symmetrical output the DC set point on net 73 should be around 0 V. FET M28 and a small current source makes this voltage step. The component sizes. When a certain technology is chosen the only way to control the way a component behaves in the circuit is by changing size of a component. One of the important parameters of a FET is the transconductance g m. The formula for the g m is: W gm = 2 µ eff Cox I DS L In this formula 3 design parameters, which we, within limit, control, influence directly the value of g m. These parameters are W (width of the FET), L (length of the FET) and I DS (drain source current through the FET). The trick now is to choose the best values for a certain FET. This start with deducting what you expect of a FET? What is the value of g m you need? Are their limits to the parameters? With the values then chosen simulation starts. By varying the value's one by one an optimum can be found. In our case I tried to reach the best signal noise figure on the equivalent input noise. To deduct this figure the simulation must calculate the gain of the amplifier and the rms. noise on the output. A charge amplifier has a charge as input signal and a voltage as output. The gain therefor has the dimension V/Q. The minimal input signal is one MIP (12000 electrons), which is a charge of 1.92 fq. The noise contribution of the amplifier should be calculated in electrons at the input to make a good evaluation of the circuit possible. This is called the Electrical Noise Charge. The formula is: vrms Vs Cs ENC = q V op 3

The simulations. The first simulation calculates the transient response. This is the output voltage caused by a signal of 1 MIP on the input. To simulate 1 MIP I used a current source of 500 na during 3.84 nsec. The charge of this pulse is about 12000 electrons. A current source is chosen, because a detector is also a current source. Second a voltage source short-circuits the input for a certain part of the frequency spectrum through the capacitor. This makes the output of the noise calculations not correct. The charge pulse from a detector does not arrive instantly, therefor the input pulse is made lower (500 na) and longer (3.84 nsec). In figure 2 the output pulse due to 1 MIP input charge at the moment 10 nsec is drawn. Figure 2: The transient Response. 50 nsec after the input pulse starts the output reaches his maximum value of 16.5 mv. The rise time of the signal is 23 nsec (10% - 90%). The difference between those two numbers can be declared by: 1. The delay time of the circuit, about 1 nsec. The signal needs some time to travel throe the circuit. 2. The time to reach the 10% point, about 4 nsec. This part of the edge is fast, because the signal on the gate of M0 is big and the signal on the output is small, so almost no leakage jet. 3. The time from 90% to the end value, about 22nsec. This part of the edge is slow, because the signal on the gate of M0 is smaller and the signal on the output is relative big, so the leakage is almost maximal for this situation. The major part of the i is flowing into the resistor instead of into the capacitor. 4

The AC response. Figure 3: The AC response. In figure 3 the AC response is drawn. This simulation is needed for the noise simulation. The graphic is the result of the amplifier with a signal of 1 A on the input. Normally this signal would be much to big but the simulator ignores in this case the power supply limits. Due to using a current of 1 A as the input signal the graphic represents the gainbandwidth characteristic. The characteristic is a little bit misleading, because on first side the bandwidth looks small. By using a shaper later on only the part around 15 MHz is used. The gain there is not 3 M but about 50 k. 5

The Noise Response. In the simulator the noise spectrum at the output of the amplifier can be calculated. This spectrum is given in figure 4. Figure 4: The noise response. The noise response drawn in figure 4 falls down from low frequencies up until around 1 MHz a peak appears. This peak is caused by the detector capacitor. To illustrate this in figure 5, 5 diagrams are drawn with the detector capacitor going from 0 pf to 20 pf in 5 pf steps. The diagram however tells us little about the signal noise ratio. Therefor the noise must be calculated to the input as electrons. As shown before, calculating the ENC does this. v ENC = rms Vs C q V To make it easier to find the optimum in component sizes I used several special functions of the calculator to calculate the ENC. These functions are: 1. RmsNoise (10M, 30M). This function calculates the rms. value of the noise at the output of the amplifier 2. YMAX. Gives the maximum value of a signal back. 3. YMIN. Gives the maximum value of a signal back. op s 6

Figure 5: The noise dependency of the detector capacitor. In the formula for ENC the value v rms is calculated by function 1. The value Vs Cs is the 15 19 input charge, in this case 1.92 10. The value of q in the formula is 1.6021 10. The last value V op is calculated by subtracting function 2 and 3. This gives the formula in the calculator: 15 rmsnoise( 10M,30M ) 1.92 10 ENC = YMAX net73 YMIN net73 1.6021 10 19 ( ( )) ( ( )) The result of this formula is given in the table below for all 5 given detector capacitors. Capacitor (pf) Number of electrons 0 292 5 457 10 588 15 694 20 785 These numbers are also plotted in figure 6. As you can see in this figure, the relation between capacitor and noise is almost linear. With 5 pf the difference is 33 electrons/pf while for 20 pf it's 25 electrons/pf. 7

900 800 700 Electron noise 600 500 400 300 200 100 0 0 5 10 15 20 detector capacitor (pf) Figure 6: The ENC dependence of the detector capacitor. 8