AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

Similar documents
ua747c, ua747m DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

SN75150 DUAL LINE DRIVER

description/ordering information

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

LM101A, LM201A, LM301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

description/ordering information

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

1 to 4 Configurable Clock Buffer for 3D Displays

MC3303, MC3403 QUADRUPLE LOW-POWER OPERATIONAL AMPLIFIERS

GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

SN74LV04A-Q1 HEX INVERTER

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

description logic diagram (positive logic) logic symbol

LM101A, LM201A, LM301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

SN75124 TRIPLE LINE RECEIVER

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

PRECISION VOLTAGE REGULATORS

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

description/ordering information

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

description/ordering information

MC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

RC4558, RC4558Y, RM4558, RV4558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

MC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

MC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

CD54HC4015, CD74HC4015

description/ordering information

5-V Dual Differential PECL Buffer-to-TTL Translator

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

LM148, LM248, LM348 QUADRUPLE OPERATIONAL AMPLIFIERS

Precision Gain = 10 DIFFERENTIAL AMPLIFIER

NE5532, NE5532A DUAL LOW-NOISE OPERATIONAL AMPLIFIERS

Dual Voltage Detector with Adjustable Hysteresis

CD74AC251, CD74ACT251

CD54/74AC283, CD54/74ACT283

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

5-V PECL-to-TTL Translator

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

High-Side, Bidirectional CURRENT SHUNT MONITOR

description/ordering information

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

description/ordering information

P-Channel NexFET Power MOSFET

Technical Documents. SLPS532A MARCH 2015 REVISED DECEMBER 2017 CSD18536KCS 60 V N-Channel NexFET Power MOSFET

TPA W MONO AUDIO POWER AMPLIFIER WITH HEADPHONE DRIVE

3.3 V Dual LVTTL to DIfferential LVPECL Translator

description/ordering information

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

description/ordering information

CD54HC7266, CD74HC7266

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

LF347, LF347B JFET-INPUT QUAD OPERATIONAL AMPLIFIERS

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

L293, L293D QUADRUPLE HALF-H DRIVERS

Precision, Gain of 0.2 Level Translation DIFFERENCE AMPLIFIER

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

3.3 V ECL 1:2 Fanout Buffer

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD54HC147, CD74HC147, CD74HCT147

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

description logic diagram (positive logic) logic symbol

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

description logic diagram (positive logic) logic symbol

Transcription:

SLOS9A D971, FEBRUARY 1971 REVISED OCTOBER 199 No Frequency Compensation Required Low Power Consumption Short-Circuit Protection Offset-Voltage Null Capability Wide Common-Mode and Differential Voltage Ranges No Latch-Up Designed to Be Interchangeable With Fairchild µa77c and µa77m description The ua77 is a dual general-purpose operational amplifier featuring offset-voltage null capability. Each half is electrically similar to ua71. The high common-mode input voltage range and the absence of latch-up make this amplifier ideal for voltage-follower applications. The device is short-circuit protected and the internal frequency compensation ensures stability without external components. A low-value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 2. The ua77c is characterized for operation from C to 7 C; the ua77m is characterized for operation over the full military temperature range of 55 C to 125 C. symbol (each amplifier) IN+ Ï ÏÏÏ + ÏÏ OFFSET 1N2 V CC OFFSET 2N2 OFFSET 1N2 V CC OFFSET 2N2 D, J, N, OR W PACKAGE (TOP VIEW) 1 2 3 5 6 7 1 13 12 11 1 9 ua77m...fk PACKAGE (TOP VIEW) OFFSET 1N1 3 2 1 2 19 1 5 6 7 17 16 15 1 9 1 11 12 13 No internal connection 1 V CC + OFFSET 2N1 2 V CC + OFFSET 1N1 1 V CC + 2 V CC + OFFSET 2N1 The two positive supply terminals (1 VCC + and 2 VCC +) are connected together internally. OFFSET N1 OFFSET N2 TA C to 7 C 55 C to 125 C VIO Max AT 25 C SMALL LINE (D) AVAILABLE OPTIONS 1-PIN CERAMIC DIP (J) PACKAGE PLASTIC DIP (N) FLAT PACK (W) 2-PIN CHIP CARRIER (FK) 6 mv ua77cd ua77cn 5 mv ua77mj ua77mw ua77mfk The D package is available taped and reeled. Add the suffix R to the device type, (i.e., ua77cdr). Copyright 199, Texas Instruments Incorporated POST OFFICE BOX 65533 DALLAS, TEXAS 75265 POST OFFICE BOX 13 HOUSTON, TEXAS 771 1

SLOS9A D971, FEBRUARY 1971 REVISED OCTOBER 199 schematic (each amplifier) VCC + OFFSET N2 OFFSET N1 VCC absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ua77c ua77m UNIT Supply voltage, VCC + (see Note 1) 1 22 V Supply voltage, VCC (see Note 1) 1 22 V Differential input voltage (see Note 2) ±3 ±3 V Input voltage any input (see Notes 1 and 3) ±15 ±15 V Voltage between any offset null terminal (N1/N2) and VCC ±.5 ±.5 V Duration of output short circuit (see Note ) unlimited unlimited Continuous total dissipation See Dissipation Rating Table Operating free-air temperature range to 7 55 to 125 C Storage temperature range 65 to 15 65 to 15 C Case temperature for 6 seconds FK package 26 C Lead temperature 1,6 mm (1/16 inch) from case for 6 seconds J or W package 3 C Lead temperature 1,6 mm (1/16 inch) from case for 1 seconds D or N package 26 C NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between VCC + and VCC. 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal. 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.. The output may be shorted to ground or either power supply. For the ua77m only, the unlimited duration of the short circuit applies at (or below) 125 C case temperature or 75 C free-air temperature. DISSIPATION RATING TABLE PACKAGE TA 25 C DERATING DERATE TA = 7 C TA = 125 C POWER RATING FACTOR ABOVE TA POWER RATING POWER RATING D mw 7.6 mw/ C 5 C 6 mw FK mw 11. mw/ C 77 C mw 275 mw J mw 11. mw/ C 77 C mw 275 mw N mw 9.2 mw/ C 63 C 736 mw W mw. mw/ C 5 C 6 mw 2 mw 2 POST OFFICE BOX 65533 DALLAS, TEXAS 75265 POST OFFICE BOX 13 HOUSTON, TEXAS 771

SLOS9A D971, FEBRUARY 1971 REVISED OCTOBER 199 electrical characteristics at specified free-air temperature, V CC± = ±15 V ua77c ua77m PARAMETER TEST CONDITIONS TA MIN TYP MAX MIN TYP MAX UNIT VIO Input offset voltage VO = VIO(adj) IIO IIB VICR VO(PP) AVD Offset voltage adjust range Input offset current Input bias current 25 C 1 6 1 5 Full range 7.5 6 mv 25 C ±15 ±15 mv 25 C 2 2 2 2 Full range 3 5 25 C 5 5 Full range 15 Common-mode 25 C ±12 ±13 ±12 ±13 input voltage range Full range ±12 ±12 RL= 1 kω 25 C 2 2 2 2 Maximum peak-to-peak RL 1 kω Full range 2 2 output voltage swing RL= 2 kω 25 C 2 26 2 26 RL 2 kω Full range 2 2 Large-signal differential RL 2 kω, 25 C 25 2 5 2 voltage amplification VO = ± 1 V Full range 15 25 ri Input resistance 25 C.3 2.3* 2 MΩ ro Output resistance See Note 5 25 C 75 75 Ω Ci Input capacitance 25 C 1. 1. pf CMRR ksvs IOS ICC PD Common-mode rejection ratio Supply-voltage sensitivity ( VIO / VCC) Short-circuit output current Supply current (each amplifier) Power dissipation (each amplifier) VIC = VICR VCC = ± 9 V to ± 15 V No load No load, VO = 25 C 7 9 7 9 Full range 7 7 25 C 3 15 3 15 Full range 15 15 na na V V V/mV db µv/v 25 C ±25 ± ±25 ± ma 25 C 1.7 2. 1.7 2. Full range 3.3 3.3 25 C 5 5 5 5 Full range 1 1 Vo1/Vo2 Channel separation 25 C 12 12 db All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for ua77c is C to 7 C and for ua77m is 55 C to 125 C. *On products compliant to MIL-STD-3, Class B, this parameter is not production tested. NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback. operating characteristics, V CC ± = ± 15 V, T A = 25 C tr PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Rise time Overshoot factor VI = 2 mv, RL = 2 kω, CL = 1 pf, See Figure 1 ma mw.3 µs SR Slew rate at unity gain VI = 1 mv, RL = 2 kω, CL = 1 pf, See Figure 1.5 V/µs 5% POST OFFICE BOX 65533 DALLAS, TEXAS 75265 POST OFFICE BOX 13 HOUSTON, TEXAS 771 3

SLOS9A D971, FEBRUARY 1971 REVISED OCTOBER 199 PARAMETER MEASUREMENT INFORMATION VI V INPUT VOLTAGE WAVEFORM Input + CL = 1 pf RL = 2 kω TEST CIRCUIT Figure 1. Rise Time, Overshoot, and Slew Rate APPLICATION INFORMATION + OFFSET N1 1 kω OFFSET N2 To VCC Figure 2. Input Offset Voltage Null Circuit POST OFFICE BOX 65533 DALLAS, TEXAS 75265 POST OFFICE BOX 13 HOUSTON, TEXAS 771

TYPICAL CHARACTERISTICS SLOS9A D971, FEBRUARY 1971 REVISED OCTOBER 199 1 9 INPUT OFFSET CURRENT FREE-AIR TEMPERATURE IIO Input Offset Current na 7 6 5 3 2 ua77c 1 6 2 2 6 1 12 TA Free-Air Temperature C Figure 3 INPUT BIAS CURRENT FREE-AIR TEMPERATURE 1 35 IIB Input Bias Current na 3 25 2 15 1 ua77c 5 6 2 2 6 1 12 TA Free-Air Temperature C Figure 1 Data at high and low temperatures are applicable only within the rated operating free-air temperature range of the particular devices. POST OFFICE BOX 65533 DALLAS, TEXAS 75265 POST OFFICE BOX 13 HOUSTON, TEXAS 771 5

SLOS9A D971, FEBRUARY 1971 REVISED OCTOBER 199 TYPICAL CHARACTERISTICS VCC V Maximum Peak-to-Peak Output Voltage V CC 2 26 2 22 2 1 16 1 12 1.1 MAXIMUM PEAK-TO-PEAK PUT VOLTAGE LOAD RESISTAE.2..7 1 2 7 RL Load Resistance kω 1 V O(PP) VCC Maximum Peak-to-Peak Output Voltage V 36 32 2 2 2 16 12 1 MAXIMUM PEAK-TO-PEAK PUT VOLTAGE FREQUEY Á Á RL = 1 kω 1 k 1 k 1 k f Frequency Hz 1 M Figure 5 Figure 6 A AVD Differential Voltage Amplification V/mV 2 1 2 RL = 2 kω OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION SUPPLY VOLTAGE A AVD Differential Voltage Amplification 17 16 RL = 2 kω 15 1 13 12 11 1 OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION FREQUEY 1 2 6 1 12 1 16 1 VCC ± Supply Voltage V 2 1 1 1 1 1 1 k 1 k 1 k 1 M 1 M f Frequency Hz 1 M Figure 7 Figure 6 POST OFFICE BOX 65533 DALLAS, TEXAS 75265 POST OFFICE BOX 13 HOUSTON, TEXAS 771

TYPICAL CHARACTERISTICS SLOS9A D971, FEBRUARY 1971 REVISED OCTOBER 199 CMRR Common-Mode Rejection Ratio db COMMON-MODE REJECTION RATIO FREQUEY 1 9 RS = 5 Ω 7 6 5 3 2 1 VO Output Voltage mv 2 2 2 16 12 1% 9% PUT VOLTAGE ELAPSED TIME tr RL = 2 kω CL = 1 pf 1 1 1 1 k 1 k 1 k 1 M 1 M f Frequency Hz 1 M.5 1 1.5 2 t Time µs 2.5 Figure 9 Figure 1 Input and Output Voltages V 6 2 2 VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE Output Input RL = 2 kω CL = 1 pf 6 1 2 3 5 6 7 t Time µs Figure 11 9 POST OFFICE BOX 65533 DALLAS, TEXAS 75265 POST OFFICE BOX 13 HOUSTON, TEXAS 771 7

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-217 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan UA77CN ACTIVE PDIP N 1 25 Pb-Free (RoHS) UA77CNE ACTIVE PDIP N 1 25 Pb-Free (RoHS) UA77CNE ACTIVE PDIP N 1 25 Pb-Free (RoHS) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (/5) CU NIPDAU N / A for Pkg Type to 7 UA77CN CU NIPDAU N / A for Pkg Type to 7 UA77CN CU NIPDAU N / A for Pkg Type to 7 UA77CN Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. () There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-217 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD6, latest issue, and to discontinue any product or service per JESD, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, ILUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, ILUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, IIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 1699 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q1, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 65533, Dallas, Texas 75265 Copyright 217, Texas Instruments Incorporated