74HC259D 74HC259D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

Similar documents
74HC138D 74HC138D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

74HC153D 74HC153D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC74HC139AP, TC74HC139AF

74HC595D 74HC595D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC74HC4020AP, TC74HC4020AF TC74HC4040AP, TC74HC4040AF

TC74HC07AP, TC74HC07AF

TC7WZ74FU, TC7WZ74FK

TC74HC153AP, TC74HC153AF TC74HC253AP, TC74HC253AF

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74HC4094AP, TC74HC4094AF

TC4512BP, TC4512BF TC4512BP/BF. TC4512B 8-Channel Data Selector. Pin Assignment. Truth Table

TC74HC595AP, TC74HC595AF

TC7W74FU, TC7W74FK TC7W74FU/FK. D-Type Flip Flop with Preset and Clear. Features. Marking

TC4013BP, TC4013BF TC4013BP/BF. TC4013B Dual D-Type Flip Flop. Pin Assignment. Block Diagram

TC4015BP,TC4015BF TC4015BP/BF. TC4015B Dual 4-Stage Static Shift Register (with serial input/parallel output) Pin Assignment. Truth Table

TC74AC390P, TC74AC390F

TC4021BP, TC4021BF TC4021BP/BF. TC4021B 8-Stage Static Shift Register (asynchronous parallel input or synchronous serial input/serial output)

TC74HC14AP,TC74HC14AF

TC7WPB8306L8X,TC7WPB8307L8X

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S66F, TC7S66FU

74LCX04FT 74LCX04FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC74VCX08FT, TC74VCX08FK

TC74HC00AP,TC74HC00AF,TC74HC00AFN

TC74LCX08F, TC74LCX08FT, TC74LCX08FK

TC7W04FU, TC7W04FK TC7W04FU/FK. 3 Inverters. Features. Marking TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC7W00FU, TC7W00FK TC7W00FU/FK. Dual 2-Input NAND Gate. Features. Marking. Pin Assignment (top view)

TC74AC04P, TC74AC04F, TC74AC04FT

TC74VHC08F, TC74VHC08FT, TC74VHC08FK

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S14F, TC7S14FU

TC74VHCT74AF, TC74VHCT74AFT

TC4584BP, TC4584BF TC4584BP/BF. TC4584B Hex Schmitt Trigger. Pin Assignment. Logic Diagram. Input/Output Voltage Characteristic

TC4093BP, TC4093BF TC4093BP/BF. TC4093B Quad 2-Input NAND Schmitt Triggers. Pin Assignment. Logic Diagram

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4W53FU

TC7S04FU. Inverter. Features. Absolute Maximum Ratings (Ta = 25 C) TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC7SZ32FE TC7SZ32FE. 1. Functional Description. 2. Features. 3. Packaging Rev.2.0. Start of commercial production.

TC4069UBP, TC4069UBF, TC4069UBFT

TC4001BP, TC4001BF, TC4001BFT

TC7SB3157CFU TC7SB3157CFU. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment. 5. Marking Rev.4.

TC4011BP,TC4011BF,TC4011BFN,TC4011BFT

TC7WH00FU, TC7WH00FK

TC7MBL3245AFT, TC7MBL3245AFK

TC7SBL66CFU, TC7SBL384CFU

TC7USB40FT TC7USB40FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment Rev.2.0. Dual SPDT USB Switch

TC74VHC540F, TC74VHC540FT, TC74VHC540FK TC74VHC541F, TC74VHC541FT, TC74VHC541FK

TC74VHCT540AF, TC74VHCT540AFT, TC74VHCT540AFK TC74VHCT541AF, TC74VHCT541AFT, TC74VHCT541AFK

TC7SB66CFU, TC7SB67CFU

TC74VHC367F,TC74VHC367FT,TC74VHC367FK TC74VHC368F,TC74VHC368FT,TC74VHC368FK

TC7USB3212WBG TC7USB3212WBG. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment (Top View) 4.1.

TC7MBL3257CFT,TC7MBL3257CFK,TC7MBL3257CFTG

TC74ACT574P,TC74ACT574F,TC74ACT574FT

TC75W57FU, TC75W57FK

TC75S56F, TC75S56FU, TC75S56FE

TA75W01FU TA75W01FU. Dual Operational Amplifier. Features Pin Connection (Top View)

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK1829

TCK106AF, TCK107AF, TCK108AF

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK2009

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LVX4245FS

TLP3341 TLP Applications. 2. General. 3. Features. 4. Packaging and Pin Configuration Rev.3.0

TOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK mw

TOSHIBA INSULATED GATE BIPOLAR TRANSISTOR SILICON N CHANNEL IGBT GT30J322

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type 2SJ200

TC74HC4538AP, TC74HC4538AF, TC74HC4538AFT

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC4213

HN1B01F HN1B01F. Audio-Frequency General-Purpose Amplifier Applications Q1: Q2: Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

RN2101, RN2102, RN2103, RN2104, RN2105, RN2106

TA78L005AP,TA78L006AP,TA78L007AP,TA78L075AP,TA78L008AP, TA78L009AP,TA78L010AP,TA78L012AP,TA78L132AP, TA78L015AP,TA78L018AP,TA78L020AP,TA78L024AP

RN4987 RN4987. Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications. Equivalent Circuit and Bias Resister Values

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K16FU

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK302

TC7WH123FU, TC7WH123FK

HN1B04FU HN1B04FU. Audio Frequency General Purpose Amplifier Applications. Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K17FU

SSM3K35CTC SSM3K35CTC. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.3.0. Silicon N-Channel MOS

(Note 1), (Note 2) (Note 1) (Note 1) (Silicon limit) (T c = 25 ) (t = 1 ms) (t = 10 s) (t = 10 s) (Note 3) (Note 4) (Note 5)

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC2240

74VHC4051AFT,74VHC4052AFT,74VHC4053AFT

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type SSM3J01T. A Pulse. 3.4 (Note 2) 1250 mw

SSM6J507NU SSM6J507NU. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev Toshiba Corporation

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K37FS. JEDEC Storage temperature range T stg 55 to 150 C

TOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK211. Characteristics Symbol Test Condition Min Typ. Max Unit

SSM3J118TU SSM3J118TU. High-Speed Switching Applications. Absolute Maximum Ratings (Ta = 25 C) Electrical Characteristics (Ta = 25 C)

SSM3K339R SSM3K339R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.1.0. Silicon N-Channel MOS

SSM6K202FE SSM6K202FE. High-Speed Switching Applications Power Management Switch Applications. Absolute Maximum Ratings (Ta = 25 C)

RN2101MFV, RN2102MFV, RN2103MFV RN2104MFV, RN2105MFV, RN2106MFV

7. Absolute Maximum Ratings (Note) (Unless otherwise specified, T a = 25 ) Symbol. Note. V CC V IN V OUT I IK I OK I OUT I CC P D T stg.

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K15FV

TOSHIBA Field-Effect Transistor Silicon N Channel MOS Type SSM3K7002F

TLP3543 TLP Applications. 2. General. 3. Features. 4. Packaging and Pin Assignment Rev.3.0. Start of commercial production

(Note 1,2) (Note 1,3) (Note 1) (Silicon limit) (t = 1 ms) (T c = 25 ) (Note 4)

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) RN1110MFV,RN1111MFV

3A, 8 mω Ultra Low On resistance Load Switch IC with Reverse Current Blocking and Thermal Shutdown function

TOSHIBA Field Effect Transistor Silicon N-Channel Dual Gate MOS Type 3SK292

4. Absolute Maximum Ratings (Note) (Unless otherwise specified, T a = 25 ) Symbol V RRM I F(DC) I FP. I 2 t. T j T stg TOR

TOSHIBA Field Effect Transistor Silicon N-Channel Dual Gate MOS Type 3SK294

TOSHIBA Transistor Silicon NPN Epitaxial Type 2SC3225. JEITA Storage temperature range T stg 55 to 150 C

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type SSM3J36FS

TOSHIBA Transistor Silicon NPN Epitaxial Planar Type 2SC5086. Characteristics Symbol Test Condition Min Typ. Max Unit

TOSHIBA Transistor Silicon NPN Epitaxial Planar Type (PCT process) 2SC2714

TA78L05F,TA78L06F,TA78L07F,TA78L08F,TA78L09F,TA78L10F, TA78L12F,TA78L15F,TA78L18F,TA78L20F,TA78L24F

TOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GT40T321. DC I C 40 A 1ms I CP 80. DC I F 30 A 1ms I FP 80

Transcription:

CMOS Digital Integrated Circuits 74HC29D Silicon Monolithic 74HC29D 1. Functional Description -Bit Addressable Latch 2. General The 74HC29D is a high speed CMOS ADDRESSABLE LATCH fabricated with silicon gate C2MOS technology. It achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The respective bits are controlled by address inputs A, B, and C. When CLEAR input is held high and enable input G is held low, the data is written into the bit selected by address inputs, the other biold their previous conditio. When both CLEAR and G held high, writing of all bits is inhibited regardless of adress inputs, and their previous condition are held. When CLEAR is held low and G is held high, all bits are resent to low regardless of the other inputs. When both of CLEAR and G held low, all bits which isn't selected by adress inputs are resent to low. All inputs are equipped with protection circuits agait static discharge or traient excess voltage. 3. Features (1) High speed: t pd = 1 (typ.) at CC = (2) Low power dissipation: I CC = 4. (max) at T a = 2 (3) Balanced propagation delays: t PLH t PHL (4) Wide operating voltage range: CC(opr) = to 4. Packaging SOIC16 1 Start of commercial production 216-

. Pin Assignment 6. Marking 7. IEC Logic 2

. Truth Table D: The level at the data input QiO: The level before the indicared steady-state input conditio were established (i =, 1,... 7) 9. System Diagram 3

1. Absolute imum Ratings (Note) Note Rating Supply voltage Input voltage Output voltage Input diode current Output diode current Output current CC /ground current Power dissipation Storage temperature CC IN OUT I IK I OK I OUT I CC P D T stg (Note 1) -. to 7. -. to CC +. -. to CC +. ±2 ±2 ±2 ± -6 to 1 Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction. Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditio (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ( Handling Precautio / Derating Concept and Methods ) and individual reliability data (i.e. reliability test report and estimated failure rate, etc). Note 1: P D derates linearly with - mw/ above 11. Operating Ranges (Note) ma ma ma ma mw Rating Supply voltage Input voltage Output voltage Operating temperature Input rise and fall times Note: CC IN OUT T opr t r,t f to to CC to CC -4 to 12 to The operating ranges are required to eure the normal operation of the device. Unused inputs must be tied to either CC or GND. µs 4

12. Electrical 12.1. DC (Unless otherwise specified, T a = 2 ) CC () Typ. High-level input voltage IH 1. 3.1 4.2 Low-level input voltage IL. 1.3 1. High-level output voltage OH IN = IH or IL I OH = -2 1.9 4.4.9 I OH = -4 ma 4.1 4.31 I OH = -.2 ma.6. Low-level output voltage OL IN = IH or IL I OL = 2... I OL = 4 ma 7.26 I OL =.2 ma.26 Input leakage current I IN IN = CC or GND ± Quiescent supply current I CC IN = CC or GND 4. 12.2. DC (Unless otherwise specified, T a = -4 to ) CC () High-level input voltage IH 1. 3.1 4.2 Low-level input voltage IL. 1.3 1. High-level output voltage OH IN = IH or IL I OH = -2 1.9 4.4.9 I OH = -4 ma 4.13 I OH = -.2 ma.63 Low-level output voltage OL IN = IH or IL I OL = 2 I OL = 4 ma.33 I OL =.2 ma.33 Input leakage current I IN IN = CC or GND ±1. Quiescent supply current I CC IN = CC or GND 4.

12.3. DC (Unless otherwise specified, T a = -4 to 12 ) CC () High-level input voltage IH 1. 3.1 4.2 Low-level input voltage IL. 1.3 1.3 High-level output voltage OH IN = IH or IL I OH = -2 1.9 4.4.9 I OH = -4 ma 3.7 I OH = -.2 ma.2 Low-level output voltage OL IN = IH or IL I OL = 2 I OL = 4 ma.4 I OL =.2 ma.4 Input leakage current I IN IN = CC or GND ±1. Quiescent supply current I CC IN = CC or GND 16. 13. Timing Requirements (Unless otherwise specified, T a = 2,, Input: tr = tf = 6 ) CC () Limit imum pulse width (G) 7 1 13 imum pulse width (CLEAR) 7 1 13 imum setup time 1 9 imum setup time 2 imum hold time 2 imum hold time 6

13.1. Timing Requirements (Unless otherwise specified, T a = -4 to,, Input: t r = t f = 6 ) CC () Limit imum pulse width (G) 9 19 16 imum pulse width (CLEAR) 9 19 16 imum setup time 6 12 11 imum setup time 3 6 imum hold time 3 6 imum hold time 13.2. Timing Requirements (Unless otherwise specified, T a = -4 to 12,, Input: t r = t f = 6 ) CC () Limit imum pulse width (G) 11 23 2 imum pulse width (CLEAR) 11 23 2 imum setup time 7 1 13 imum setup time 4 7 imum hold time 4 7 imum hold time 7

14. AC (Unless otherwise specified, C L = 1 pf, CC =, T a = 2,, Input: t r = t f = 6 ) Typ. Output traition time t TLH,t THL 4 (DATA IN - Q) 1 22 (A, B, C - Q) 21 32 (G - Q) 16 2 (CLEAR - Q) t PHL 13 23 14.1. AC (Unless otherwise specified, C L = pf, T a = 2,, Input: t r = t f = 6 ) Note CC () Typ. Output traition time (DATA IN - Q) (A, B, C - Q) (G - Q) (CLEAR - Q) Input capacitance Power dissipation capacitance t TLH,t THL t PHL C IN C PD (Note 1) Note 1: C PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current coumption without load. Average operating current can be obtained by the equation. I CC(opr) = C PD CC f IN + I CC 3 7 6 1 1 3 2 21 67 2 17 2 16 14 3 7 1 13 13 26 22 1 37 31 16 33 2 13 27 23 pf pf

14.2. AC (Unless otherwise specified, C L = pf, T a = -4 to,, Input: t r = t f = 6 ) CC () Output traition time t TLH,t THL 9 19 16 (DATA IN - Q) 16 33 2 (A, B, C - Q) 23 46 39 (G - Q) 2 41 3 (CLEAR - Q) t PHL 17 34 29 14.3. AC (Unless otherwise specified, C L = pf, T a = -4 to 12,, Input: t r = t f = 6 ) CC () Output traition time t TLH,t THL 11 23 2 (DATA IN - Q) 19 39 33 (A, B, C - Q) 2 6 4 (G - Q) 23 47 4 (CLEAR - Q) t PHL 2 41 3 9

Package Dimeio : mm Weight: g (typ.) Package Name(s) Nickname: SOIC16 1

RESTRICTIONS ON PRODUCT USE Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice. This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission. Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are respoible for complying with safety standards and for providing adequate desig and safeguards for their hardware, software and systems which minimize risk and avoid situatio in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create desig including the Product, or incorporate the Product into their own applicatio, customers must also refer to and comply with (a) the latest versio of all relevant TOSHIBA information, including without limitation, this document, the specificatio, the data sheets and application notes for Product and the precautio and conditio set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the itructio for the application with which the Product will be used with or for. Customers are solely respoible for all aspects of their own product design or applicatio, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applicatio; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such desig and applicatio. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS. PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applicatio as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trai, ships and other traportation, traffic signaling equipment, equipment used to control combustio or explosio, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative. Do not disassemble, analyze, reverse-engineer, alter, modify, tralate or copy Product, whether in whole or in part. Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulatio. The information contained herein is presented only as guidance for Product use. No respoibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No licee to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise. ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROIDED IN THE RELEANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT. Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapo or missile technology products (mass destruction weapo). Product and related software and technology may be controlled under the applicable export laws and regulatio including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulatio. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulatio. Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulatio that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS. 11