Quad 2-input NAND Schmitt trigger

Similar documents
Quad 2-input NAND Schmitt trigger

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

12-stage binary ripple counter

Quad 2-input EXCLUSIVE-NOR gate

1-of-4 decoder/demultiplexer

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Dual 4-bit static shift register

Quad R/S latch with 3-state outputs

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

Quad 2-input EXCLUSIVE-NOR gate

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

Quad 2-input EXCLUSIVE-NOR gate

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Dual 4-bit static shift register

Hex inverting buffer; 3-state

Hex non-inverting precision Schmitt-trigger

HEF4014B-Q General description. 2. Features and benefits. 3. Applications. 8-bit static shift register

HEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

Hex inverting HIGH-to-LOW level shifter

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

12-stage shift-and-store register LED driver

Hex non-inverting HIGH-to-LOW level shifter

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

Octal buffers with 3-state outputs

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

Single Schmitt trigger buffer

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Dual non-inverting Schmitt trigger with 5 V tolerant input

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

Quad single-pole single-throw analog switch

Low-power configurable multiple function gate

4-bit bidirectional universal shift register

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

The 74LVC1G02 provides the single 2-input NOR function.

4-bit bidirectional universal shift register

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

1-of-2 decoder/demultiplexer

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

The 74LVC1G34 provides a low-power, low-voltage single buffer.

16-channel analog multiplexer/demultiplexer

74AHC1G00; 74AHCT1G00

74AHC1G08; 74AHCT1G08

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

74AHC1G04; 74AHCT1G04

74HCT General description. 2. Features and benefits. 3. Ordering information. Dual non-retriggerable monostable multivibrator with reset

Octal buffer/driver with parity; non-inverting; 3-state

74AHC1G32; 74AHCT1G32

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

74AHC1G79; 74AHCT1G79

Hex buffer with open-drain outputs

Low-power configurable multiple function gate

74AHC1G4212GW. 12-stage divider and oscillator

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

BB Product profile. 2. Pinning information. 3. Ordering information. FM variable capacitance double diode. 1.1 General description

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

16-bit buffer/line driver; 3-state

VHF variable capacitance diode

74AHC1G02-Q100; 74AHCT1G02-Q100

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

Octal buffer/line driver; inverting; 3-state

Dual precision monostable multivibrator

74AHC1G79-Q100; 74AHCT1G79-Q100

HEF4541B-Q General description. 2. Features and benefits. Programmable timer

Planar PIN diode in a SOD523 ultra small SMD plastic package.

HEF4541B. 1. General description. 2. Features and benefits. 3. Ordering information. Programmable timer

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

HEF4894B-Q stage shift-and-store register LED driver

Dual inverting buffer/line driver; 3-state

The CBT3306 is characterized for operation from 40 C to +85 C.

Four planar PIN diode array in SOT363 small SMD plastic package.

74AHC1G79-Q100; 74AHCT1G79-Q100

74HC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Inverter

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

10-stage divider and oscillator

Dual P-channel intermediate level FET

Planar PIN diode in a SOD882D leadless ultra small plastic SMD package.

Two elements in series configuration in a small SMD plastic package Low diode capacitance Low diode forward resistance AEC-Q101 qualified

Low-power configurable multiple function gate

BF861A; BF861B; BF861C

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

Dual 64-bit static shift register. When npe/oe is LOW, the outputs are enabled and it is in the 64-bit serial mode.

8-channel analog multiplexer/demultiplexer

74AHC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. Marking. Inverter

Transcription:

Rev. 8 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches at different points for positive-going and negative-going signals. The difference between the positive voltage (V T+ ) and the negative voltage (V T ) is defined as hysteresis voltage (V H ). It operates over a recommended V DD power supply range of 3 V to 15 V referenced to V SS (usually ground). Unused inputs must be connected to V DD, V SS, or another input. Schmitt trigger input discrimination Fully static operation 5 V, 10 V, and 15 V parametric ratings Standardized symmetrical output characteristics Specified from 40 C to +85 C and 40 C to +125 C Complies with JEDEC standard JESD 13-B Wave and pulse shapers Astable multivibrators Monostable multivibrators 4. Ordering information Table 1. Ordering information All types operate from 40 C to +125 C Type number Package Name Description Version P DIP14 plastic dual in-line package; 14 leads (300 mil) SOT27-1 T SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT108-1

5. Functional diagram 1A 1B 1 2 3 1Y 2A 2B 5 6 4 2Y na 3A 3B 8 9 10 3Y nb ny 001aag105 4A 4B 12 13 11 4Y 001aag104 Fig 1. Functional diagram Fig 2. Logic diagram (one gate) 6. Pinning information 6.1 Pinning 1A 1 14 V DD 1B 2 13 4B 1Y 3 12 4A 2Y 4 11 4Y 2A 5 10 3Y 2B 6 9 3B V SS 7 8 3A 001aag106 Fig 3. Pin configuration All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 2 of 15

6.2 Pin description Table 2. Pin description Symbol Pin Description 1A to 4A 1, 5, 8, 12 input 1B to 4B 2, 6, 9, 13 input 1Y to 4Y 3, 4, 10, 11 output V DD 14 supply voltage V SS 7 ground (0 V) 7. Functional description Table 3. Function table [1] Input Output na nb ny L L H L H H H L H H H L [1] H = HIGH voltage level; L = LOW voltage level. 8. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V SS = 0 V (ground). Symbol Parameter Conditions Min Max Unit V DD supply voltage 0.5 +18 V I IK input clamping current V I < 0.5 V or V I >V DD + 0.5 V - 10 ma V I input voltage 0.5 V DD + 0.5 V I OK output clamping current V O < 0.5 V or V O >V DD + 0.5 V - 10 ma I I/O input/output current - 10 ma I DD supply current - 50 ma T stg storage temperature 65 +150 C T amb ambient temperature 40 +125 C P tot total power dissipation T amb = 40 C to +125 C DIP14 [1] - 750 mw SO14 [2] - 500 mw P power dissipation per output - 100 mw [1] For DIP14 packages: above T amb = 70 C, P tot derates linearly with 12 mw/k. [2] For SO14 packages: above T amb = 70 C, P tot derates linearly with 8 mw/k. All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 3 of 15

9. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Max Unit V DD supply voltage 3 15 V V I input voltage 0 V DD V T amb ambient temperature in free air 40 +125 C 10. Static characteristics Table 6. Static characteristics V SS = 0 V; V I =V SS or V DD ; unless otherwise specified. Symbol Parameter Conditions V DD T amb = 40 C T amb = +25 C T amb = +85 C T amb = +125 C Unit Min Max Min Max Min Max Min Max V OH HIGH-level I O < 1 A 5 V 4.95-4.95-4.95-4.95 - V output voltage 10 V 9.95-9.95-9.95-9.95 - V 15 V 14.95-14.95-14.95-14.95 - V V OL LOW-level I O < 1 A 5 V - 0.05-0.05-0.05-0.05 V output voltage 10 V - 0.05-0.05-0.05-0.05 V 15 V - 0.05-0.05-0.05-0.05 V I OH HIGH-level V O = 2.5 V 5 V - 1.7-1.4-1.1-1.1 ma output current V O = 4.6 V 5 V - 0.64-0.5-0.36-0.36 ma V O = 9.5 V 10 V - 1.6-1.3-0.9-0.9 ma V O = 13.5 V 15 V - 4.2-3.4-2.4-2.4 ma I OL LOW-level V O = 0.4 V 5 V 0.64-0.5-0.36-0.36 - ma output current V O = 0.5 V 10 V 1.6-1.3-0.9-0.9 - ma V O = 1.5 V 15 V 4.2-3.4-2.4-2.4 - ma I I input leakage 15 V - 0.1-0.1-1.0-1.0 A current I DD supply current all valid input 5 V - 0.25-0.25-7.5-7.5 A combinations; 10 V - 0.5-0.5-15.0-15.0 A I O =0A 15 V - 1.0-1.0-30.0-30.0 A C I input capacitance - - - 7.5 - - - - pf All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 4 of 15

11. Dynamic characteristics Table 7. Dynamic characteristics T amb = 25 C; C L = 50 pf; t r = t f 20 ns; wave forms see Figure 4; test circuit see Figure 5; unless otherwise specified. Symbol Parameter Conditions V DD Extrapolation formula [1] Min Typ Max Unit t PHL HIGH to LOW na or nb to ny 5 V 63 ns + (0.55 ns/pf)c L - 90 185 ns propagation delay 10 V 29 ns + (0.23 ns/pf)c L - 40 80 ns 15 V 22 ns + (0.16 ns/pf)c L - 30 60 ns t PLH LOW to HIGH na or nb to ny 5 V 58 ns + (0.55 ns/pf)c L - 85 170 ns propagation delay 10 V 29 ns + (0.23 ns/pf)c L - 40 80 ns 15 V 22 ns + (0.16 ns/pf)c L - 30 60 ns t THL HIGH to LOW output ny to LOW 5 V 10 ns + (1.00 ns/pf)c L - 60 120 ns transition time 10 V 9 ns + (0.42 ns/pf)c L - 30 60 ns 15 V 6 ns + (0.28 ns/pf)c L - 20 40 ns t TLH LOW to HIGH output na or nb to 5 V 10 ns + (1.00 ns/pf)c L - 60 120 ns transition time HIGH 10 V 9 ns + (0.42 ns/pf)c L - 30 60 ns 15 V 6 ns + (0.28 ns/pf)c L - 20 40 ns [1] Typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (C L in pf). Table 8. Dynamic power dissipation V SS = 0 V; t r = t f 20 ns; T amb = 25 C. Symbol Parameter V DD Typical formula where: P D dynamic power 5V P D = 1300 f i + (f o C L ) V 2 DD ( W) f i = input frequency in MHz; dissipation 10 V P D = 6400 f i + (f o C L ) V 2 DD ( W) f o = output frequency in MHz; 15 V P D = 18700 f i + (f o C L ) V 2 DD ( W) C L = output load capacitance in pf; (f o C L ) = sum of the outputs; V DD = supply voltage in V. All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 5 of 15

12. Waveforms t r t f V I 90 % input V M 0 V 10 % t PHL t PLH output V OH V OL 90 % V M 10 % t THL t TLH 001aag197 Measurement points are given in Table 9. Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. t r, t f = input rise and fall times. Fig 4. Propagation delay and output transition time Table 9. Measurement points Supply voltage Input Output V DD V M V M 5 V to 15 V 0.5V DD 0.5V DD V DD G V I DUT V O RT CL 001aag182 Test data given in Table 10. Definitions for test circuit: DUT = Device Under Test. C L = load capacitance including jig and probe capacitance. R T = termination resistance should be equal to the output impedance Z o of the pulse generator. Fig 5. Test circuit Table 10. Test data Supply voltage Input Load V DD V I t r, t f C L 5 V to 15 V V SS or V DD 20 ns 50 pf All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 6 of 15

13. Transfer characteristics Table 11. Transfer characteristics V SS =0V; T amb = 25 C; see Figure 6 and Figure 7. Symbol Parameter Conditions V DD Min Typ Max Unit V T+ positive-going threshold voltage 5 V 1.9 2.9 3.5 V 10 V 3.6 5.2 7 V 15 V 4.7 7.3 11 V V T negative-going threshold voltage 5 V 1.5 2.2 3.1 V 10 V 3 4.2 6.4 V 15 V 4 6.0 10.3 V V H hysteresis voltage 5 V 0.4 0.7 - V 10 V 0.6 1.0 - V 15 V 0.7 1.3 - V V O V I V T+ V T VH V H V T+ V I V O V T 001aag107 001aag108 Fig 6. Transfer characteristic Fig 7. Waveforms showing definition of V T+ and V T (between limits at 30 % and 70 %) and V H All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 7 of 15

200 001aag109 1000 001aag110 I DD (μa) I DD (μa) 100 500 0 0 2.5 5 V I (V) 0 0 5 10 V I (V) a. V DD = 5 V; T amb = 25 C b. V DD = 10 V; T amb = 25 C 2000 001aag111 I DD (μa) 1000 0 0 10 20 V I (V) c. V DD = 15 V; T amb = 25 C Fig 8. Typical drain current as a function of input All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 8 of 15

10 001aag112 V I (V) V T+ V T 5 0 2.5 5 7.5 10 12.5 15 17.5 V DD (V) Fig 9. T amb = 25 C. Typical switching levels as a function of supply voltage 14. Application information Some examples of applications for the are: Wave and pulse shapers Astable multivibrators Monostable multivibrators Cp V DD 1 2 V DD 14 3 V DD R 1 2 V DD 14 3 7 C 7 001aag113 001aag114 Fig 10. Astable multivibrator Fig 11. Schmitt trigger driven via a high-impedance input If a Schmitt trigger is driven via a high-impedance (R > 1 k ), then it is necessary to incorporate a capacitor C with a value of C V ------ DD V > ------------------------ SS ; otherwise oscillation can occur C P V H on the edges of a pulse. C p is the external parasitic capacitance between inputs and output; the value depends on the circuit board layout. Remark: The two inputs may be connected together, but this will result in a larger through-current at the moment of switching. All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 9 of 15

15. Package outline DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 D M E seating plane A 2 A L A 1 Z 14 e b b 1 8 w M c (e ) 1 M H pin 1 index E 1 7 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. A 1 A 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H 4.2 0.51 3.2 0.17 0.02 0.13 1.73 1.13 0.068 0.044 0.53 0.38 0.021 0.015 0.36 0.23 0.014 0.009 19.50 18.55 0.77 0.73 6.48 6.20 0.26 0.24 2.54 7.62 0.1 0.3 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 8.3 0.39 0.33 w 0.254 0.01 (1) Z max. 2.2 0.087 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT27-1 050G04 MO-001 SC-501-14 99-12-27 03-02-13 Fig 12. Package outline SOT27-1 (DIP14) All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 10 of 15

SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 D E A X c y H E v M A Z 14 8 Q pin 1 index A 2 A 1 (A ) 3 θ A L p 1 7 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 0.25 1.75 0.10 0.069 0.010 0.004 A 1 A 2 A 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 8.75 8.55 0.35 0.34 4.0 3.8 0.16 0.15 1.27 6.2 5.8 0.244 0.228 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.024 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT108-1 076E06 MS-012 99-12-27 03-02-19 Fig 13. Package outline SOT108-1 (SO14) All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 11 of 15

16. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes v.8 20111121 Product data sheet - v.7 Modifications: Table 6: I OH minimum values changed to maximum v.7 20100901 Product data sheet - v.6 v.6 20091202 Product data sheet - v.5 v.5 20090728 Product data sheet - v.4 v.4 20080612 Product data sheet - _CNV v.3 _CNV v.3 19950101 Product specification - _CNV v.2 _CNV v.2 19950101 Product specification - - All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 12 of 15

17. Legal information 17.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 17.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 17.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 13 of 15

Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. 17.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 18. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved. Product data sheet Rev. 8 21 November 2011 14 of 15

19. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Applications............................ 1 4 Ordering information..................... 1 5 Functional diagram...................... 2 6 Pinning information...................... 2 6.1 Pinning............................... 2 6.2 Pin description......................... 3 7 Functional description................... 3 8 Limiting values.......................... 3 9 Recommended operating conditions........ 4 10 Static characteristics..................... 4 11 Dynamic characteristics.................. 5 12 Waveforms............................. 6 13 Transfer characteristics.................. 7 14 Application information................... 9 15 Package outline........................ 10 16 Revision history........................ 12 17 Legal information....................... 13 17.1 Data sheet status...................... 13 17.2 Definitions............................ 13 17.3 Disclaimers........................... 13 17.4 Trademarks........................... 14 18 Contact information..................... 14 19 Contents.............................. 15 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2011. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 21 November 2011 Document identifier: