SPI Serial EEPROMs AT25128A AT25256A

Similar documents
256K (32K x 8) Paged Parallel EEPROM AT28C256

3-wire Serial EEPROM AT93C86A. Preliminary. Features. Description. Pin Configurations. 16K (2048 x 8 or 1024 x 16) VCC DC ORG GND CS SK DI DO

3-wire Serial EEPROM AT93C86. Features. Description. Pin Configurations 8-lead PDIP. 16K (2048 x 8 or 1024 x 16)

3-wire Serial EEPROM AT93C86. Features. Description. Pin Configurations. 16K (2048 x 8 or 1024 x 16)

SPI Serial EEPROM. Atmel AT25010B Atmel AT25020B Atmel AT25040B

4-megabit (512K x 8) Single 2.7-volt Battery-Voltage Flash Memory AT29BV040A

256K (32K x 8) OTP EPROM AT27C256R

4-Megabit (512K x 8) OTP EPROM AT27C040

28C256T. 256K EEPROM (32K x 8-Bit) Memory DESCRIPTION: FEATURES: Logic Diagram 28C256T. RAD-PAK radiation-hardened against natural space radiation

1-Megabit (128K x 8) Unregulated Battery-Voltage OTP EPROM AT27BV010

4-Megabit (512K x 8) OTP EPROM AT27C040. Features. Description. Pin Configurations

28C010T. 1 Megabit (128K x 8-Bit) EEPROM. Memory FEATURES: DESCRIPTION: Logic Diagram


P4C1041 HIGH SPEED 256K x 16 (4 MEG) STATIC CMOS RAM

P4C1257/P4C1257L. ULTRA HIGH SPEED 256K x 1 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS. Separate Data I/O

P4C147 ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAM

28LV Megabit (128K x 8-Bit) EEPROM. Memory DESCRIPTION: FEATURES: 28LV011A. Logic Diagram

SOIC (SOP) NC A8 A9 A10 A11 A12 A13 A14 A15 A16 NC A18 A17 A7 A6 A5 A4 A3 A2 A1 A0 BYTE/VPP GND O15/A-1 GND O7 O14 O6 O13 O5 O12 O4 VCC

NM93C56 2K-Bit Serial CMOS EEPROM (MICROWIRE Bus Interface)

P4C1299/P4C1299L. ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAM FEATURES DESCRIPTION. Full CMOS, 6T Cell. Data Retention with 2.0V Supply (P4C1299L)

32M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr. 26,2017

A13 A12 A11 A10 ROW DECODER DQ0 INPUT DATA CONTROL WE OE DESCRIPTION: DDC s 32C408B high-speed 4 Megabit SRAM

89LV Megabit (512K x 32-Bit) Low Voltage MCM SRAM 89LV1632 FEATURES: DESCRIPTION: Logic Diagram. 16 Megabit (512k x 32-bit) SRAM MCM

P4C164LL. VERY LOW POWER 8Kx8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 55 ma CMOS Standby: 3 µa

74AC175 74ACT175 Quad D-Type Flip-Flop

74AC574 74ACT574 Octal D-Type Flip-Flop with 3-STATE Outputs

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS EEPROM ARRAY READ/WRITE AMPS DATA IN/OUT REGISTER 16 BITS DATA OUT BUFFER

8Mb (1M x 8) One-time Programmable, Read-only Memory

74AC374 74ACT374 Octal D-Type Flip-Flop with 3-STATE Outputs

CD4099BC 8-Bit Addressable Latch

2M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr..15,2014

4M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr.15,2014

1M Async Fast SRAM. Revision History CS16FS1024(3/5/W) Rev. No. History Issue Date

16M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr. 15,2014

Highperformance EE PLD ATF22V10B. Features. Logic Diagram. Pin Configurations. All Pinouts Top View

Battery-Voltage. 1-Megabit (128K x 8) Unregulated OTP EPROM AT27BV010. Features. Description. Pin Configurations

P4C1256L LOW POWER 32K X 8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 70mA/85mA CMOS Standby: 100µA/100µA

Fast read access time 70ns Low-power CMOS operation 100μA max standby 30mA max active at 5MHz. JEDEC standard packages 32-lead PDIP 32-lead PLCC

EEPROM AS58LC K x 8 EEPROM Radiation Tolerant. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS MIL-PRF-38535

74AC574 74ACT574 Octal D-Type Flip-Flop with 3-STATE Outputs

74AC299 74ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

Highperformance EE PLD ATF22V10B ATF22V10BQ ATV22V10BQL

DS1088L 1.0. PART FREQUENCY (MHz) TEMP RANGE PIN-PACKAGE DS1088LU C to +85 C 8 µsop. DS1088LU C to +85 C 8 µsop

CD4724BC 8-Bit Addressable Latch

1Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 16 I/O 0 -I/O 7

74AC821 74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

2-megabit (256K x 8) Unregulated Battery-Voltage High-speed OTP EPROM AT27BV020

4Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 17 I/O 0 -I/O 15 V CC V SS

Battery-Voltage. 1-Megabit (64K x 16) Unregulated. High-Speed OTP EPROM AT27BV1024. Features. Description. Pin Configurations

74AC174 74ACT174 Hex D-Type Flip-Flop with Master Reset

256K (32K x 8) Unregulated Battery-Voltage High-Speed OTP EPROM AT27BV256

Synchronous Binary Counter with Synchronous Clear

74LVT LVTH16373 Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs

CMOS Serial Digital Pulse Width Modulator INPUT CLK MODULATOR LOGIC PWM 8 STAGE RIPPLE COUNTER RESET LOAD FREQUENCY DATA REGISTER

1M Words By 8 bit. Rev. No. History Issue Date Remark 1.0 Initial issue Aug.17,2016

PART MXD1013C/D MXD1013PD MXD1013UA MXD1013SE PART NUMBER EXTENSION (MXD1013 )

74F160A 74F162A Synchronous Presettable BCD Decade Counter

3V 10-Tap Silicon Delay Line DS1110L

EEPROM AS8ER128K32 FUNCTIONAL BLOCK DIAGRAM. 128K x 32 Radiation Tolerant EEPROM. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS

PY263/PY264. 8K x 8 REPROGRAMMABLE PROM FEATURES DESCRIPTION. EPROM Technology for reprogramming. Windowed devices for reprogramming.

2Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature

512K (64K x 8) Unregulated Battery. Programmable, Read-only Memory

8Mb (1M x 8) One-time Programmable, Read-only Memory

4-Megabit (256K x 16) OTP EPROM AT27C4096

74F373 Octal Transparent Latch with 3-STATE Outputs

1Mb (128K x 8) Low Voltage, One-time Programmable, Read-only Memory

74AC573 74ACT573 Octal Latch with 3-STATE Outputs

74AC244 74ACT244 Octal Buffer/Line Driver with 3-STATE Outputs

8-Megabit (1M x 8) OTP EPROM AT27C080. Features. Description. Pin Configurations

CS SK DI DO NC TEST GND. Figure 1. Table 1

SRAM AS5C K x 8 SRAM Ultra Low Power SRAM. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATION FEATURES GENERAL DESCRIPTION

M24512-W M24512-R M24512-DF

HT93LC86 CMOS 16K 3-Wire Serial EEPROM

INTEGRATED CIRCUITS. 74ABT574A Octal D-type flip-flop (3-State) Product specification 1995 May 22 IC23 Data Handbook

256K (32K x 8) Unregulated Battery. Programmable, Read-only Memory

DS1202, DS1202S. Serial Timekeeping Chip FEATURES PIN ASSIGNMENT. ORDERING INFORMATION DS pin DIP DS1202S 16 pin SOIC DS1202S8 8 pin SOIC

DATASHEET X Features. Pinout. Ordering Information. Dual Digitally Controlled Potentiometers (XDCPs ) FN8187 Rev 1.

CD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout

1Mb (128K x 8) Unregulated Battery Voltage, One-time Programmable, Read-only Memory

74AC245 74ACT245 Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs

DM74ALS169B Synchronous Four-Bit Up/Down Counters

74F161A 74F163A Synchronous Presettable Binary Counter

DS1803 Addressable Dual Digital Potentiometer

DS Tap High Speed Silicon Delay Line

DM74LS161A DM74LS163A Synchronous 4-Bit Binary Counters

64K x 1 Static RAM CY7C187. Features. Functional Description. Logic Block Diagram. Pin Configurations. Selection Guide DIP. SOJ Top View.

DM74ALS174 DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

8-BIT SERIAL-INPUT SHIFT REGISTER WITH LATCHED 3-STATE OUTPUTS High-Performance Silicon-Gate CMOS

1-Megabit (128K x 8) OTP EPROM AT27C010

DATASHEET X Features. Pinout. Ordering Information. Dual Digitally Controlled Potentiometers (XDCPs ) FN8186 Rev 1.

DS1270W 3.3V 16Mb Nonvolatile SRAM

A4 A3 A2 A1 A0 DQ0 DQ15. DQ2 DQ3 Vcc GND DQ4 DQ5 DQ6 DQ7 WE A16 A15 A14 A13 A12

UM3202Q DFN UM3202A QFN UM3202H CSP8

74LVC273A. Description. Pin Assignments NEW PRODUCT. Features. Applications OCTAL D-TYPE FLIP-FLOP WITH CLEAR 74LVC273A

X9C102, X9C103, X9C104, X9C503

74ABT377 Octal D-Type Flip-Flop with Clock Enable

High Speed Super Low Power SRAM CS16LV K-Word By 16 Bit. Revision History

DATASHEET X9318. Digitally Controlled Potentiometer (XDCP )

DATASHEET X9511. Single Push Button Controlled Potentiometer (XDCP ) Linear, 32 Taps, Push Button Controlled, Terminal Voltage ±5V

Description TRC NC EPE GND CLS1 RRD CLS2 RBR8 SBS RBR7 PI RBR6 CRL RBR5 TBR8 RBR4 TBR7 RBR3 TBR6 RBR2 TBR5 RBR1 TBR4 PE TBR3 FE TBR2 OE TBR1 SFD

Transcription:

Features Serial Peripheral Interface (SPI) Compatible Supports SPI Modes (,) and (,) Data Sheet Describes Mode Operation Low-voltage and Standard-voltage Operation. (V CC =.V to.v). (V CC =.V to.v) MHz Clock Rate (V) -byte Page Mode and Byte Write Operation Block Write Protection Protect /, /, or Entire Array Write Protect () Pin and Write Disable Itructio for Both Hardware and Software Data Protection Self-timed Write Cycle ( ms Max) High-reliability Endurance: Million Write Cycles Data Retention: > Years -lead PDIP, -lead EIAJ IC, -lead JEDEC IC, -lead TSP, -ball dbga and - lead Ultra Thin SAP Packages Lead-free/Halogen-free Available in Automotive Die Sales: Wafer Form, Waffle Pack, and Bumped Die SPI Serial EEPROMs K (, x ) K (, x ) ATA ATA Description The ATA/A provides,/, bits of serial electrically-erasable programmable read only memory (EEPROM) organized as,/, words of bits each. The device is optimized for use in many industrial and commercial applicatio where low-power and low-voltage operation are essential. The devices are available in space saving -lead PDIP, -lead EIAJ IC, -lead JEDEC IC, -lead TSP, -ball dbga and -lead SAP packages. In addition, the entire family is available in.v (.V to.v) and.v (.V to.v) versio. The ATA/A is enabled through the Chip Select pin () and accessed via a -wire interface coisting of Serial Data Input (), Serial Data Output (), and Serial Clock (). All programming cycles are completely self-timed, and no separate Erase cycle is required before Write. -lead PDIP -lead IC -lead TSP -lead Ultra Thin SAP Bottom View -ball dbga Bottom View

Table -. Pin Name NC Pin Configuratio Function Chip Select Serial Data Clock Serial Data Input Serial Data Output Ground Power Supply Write Protect Suspends Serial Input No Connect Block Write protection is enabled by programming the status register with top ¼, top ½ or entire array of write protection. Separate Program Enable and Program Disable itructio are provided for additional data protection. Hardware data protection is provided via the pin to protect agait inadvertent write attempts to the status register. The pin may be used to suspend any serial communication without resetting the serial sequence.. Absolute Maximum Ratings* Operating Temperature... C to + C Storage Temperature... C to + C Voltage on Any Pin with Respect to Ground....V to +.V Maximum Operating Voltage....V *NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditio beyond those indicated in the operational sectio of this specification is not implied. Exposure to absolute maximum rating conditio for extended periods may affect device reliability. DC Output Current.... ma ATA_A

ATA_A Figure -. Block Diagram / x Table -. Pin Capacitance () Applicable over recommended operating range from T A = C, f =. MHz, V CC = +.V (unless otherwise noted) Symbol Test Conditio Max Units Conditio C OUT Output Capacitance () pf V OUT = V C IN Input Capacitance (,,,, ) pf V IN = V Note:. This parameter is characterized and is not % tested.

Table -. DC Characteristics Applicable over recommended operating range from T AI = C to + C, V CC = +.V to +.V, T AE = C to + C, V CC = +.V to +.V(unless otherwise noted) Symbol Parameter Test Condition Min Typ Max Units V CC Supply Voltage.. V V CC Supply Voltage.. V V CC Supply Voltage.. V I CC I CC I CC Supply Current Supply Current Supply Current V CC =.V at MHz, = Open, Read V CC =.V at MHz, = Open, Read, Write V CC =.V at MHz, = Open, Read, Write Note:. V IL min and V IH max are reference only and are not tested. 9.. ma.. ma.. ma I SB Standby Current V CC =.V, = V CC.. µa I SB Standby Current V CC =.V, = V CC.. µa I SB Standby Current V CC =.V, = V CC.. µa I IL Input Leakage V IN = V to V CC.. µa I OL Output Leakage V IN = V to V CC, T AC = C to C.. µa V IL () V IH () Input Low-voltage. V CC x. V Input High-voltage V CC x. V CC +. V V OL Output Low-voltage I OL =. ma. V. V CC.V V OH Output High-voltage I OH =. ma V CC. V V OL Output Low-voltage I OL =. ma. V.V V CC.V V OH Output High-voltage I OH = µa V CC. V ATA_A

ATA_A Table -. AC Characteristics Applicable over recommended operating range from T AI = C to + C, T AE = C to + C, V CC = As Specified, CL = TTL Gate and pf (unless otherwise noted) Symbol Parameter Voltage Min Max Units f Clock Frequency MHz t RI Input Rise Time µs t FI Input Fall Time µs t WH High Time t WL Low Time t High Time t S Setup Time t H Hold Time t SU Data In Setup Time t H Data In Hold Time t HD Hold Setup Time t CD Hold Hold Time t V Output Valid t HO Output Hold Time t LZ Hold to Output Low Z

Table -. AC Characteristics (Continued) Applicable over recommended operating range from T AI = C to + C, T AE = C to + C, V CC = As Specified, CL = TTL Gate and pf (unless otherwise noted) Symbol Parameter Voltage Min Max Units t HZ Hold to Output High Z t DIS Output Disable Time t WC Write Cycle Time ms Endurance ().V, C, Page Mode M Write Cycles Notes:. This parameter is characterized and is not % tested. Contact Atmel for further information. ATA_A

ATA Ordering Information () Ordering Code Package Operation Range ATA-PU-. () ATA-PU-. () ATAN-SU-. () ATAN-SU-. () ATAW-SU-. () ATAW-SU-. () ATA-TU-. () ATA-TU-. () ATAU-UU-. () ATAY-YH-. () ATA-W.- () Notes:. For.V devices used in the.v to.v range, please refer to performance values in the AC and DC Characteristics tables.. U designates Green package + RoHS compliant. P P S S S S A A U- Y Die Sale Lead-free/Halogen-free/ Industrial Temperature ( C to C) Industrial Temperature ( C to C). Available in waffle pack and wafer form; order as SL for wafer form. Bumped die available upon request. Please contact Serial Interface Marketing. Package Type P S S -lead,." Wide, Plastic Dual In-line Package (PDIP) -lead,." Wide, Plastic Gull Wing Small Outline Package (JEDEC IC) -lead,." Wide, Plastic Gull Wing Small Outline Package (EIAJ IC) U- -ball, die Ball Grid Array Package (dbga) A Y -lead,. mm Body, Thin Shrink Small Outline Package (TSP) -lead,. mm x.9 mm Body, Ultra Thin, Dual Footprint, Non-leaded, Small Array Package (SAP) Optio. Low-voltage (.V to.v). Low-voltage (.V to.v) ATA_A

S JEDEC IC C E E N L TOP VIEW Ø END VIEW e b A COMMON DIMENONS (Unit of Measure = mm) D DE VIEW A SYMBOL MIN NOM MAX NOTE A.. A.. b.. C.. D.. E..99 E.9. e. BSC L.. θ Note: These drawings are for general information only. Refer to JEDEC Drawing MS-, Variation AA for proper dimeio, tolerances, datums, etc. R E. Cheyenne Mtn. Blvd. Colorado Springs, CO 9 TITLE S, -lead (." Wide Body), Plastic Gull Wing Small Outline (JEDEC IC) DRAWING NO. S REV. C ATA_A