A Novel Approach for Error Detection Using Additive Redundancy Check

Similar documents
Chapter 10 Error Detection and Correction 10.1

Data and Computer Communications

Physical-Layer Services and Systems

Computer Networks. Week 03 Founda(on Communica(on Concepts. College of Information Science and Engineering Ritsumeikan University

Digital to Digital Encoding

ECE 5325/6325: Wireless Communication Systems Lecture Notes, Spring 2013

ECE 5325/6325: Wireless Communication Systems Lecture Notes, Spring 2013

Detecting and Correcting Bit Errors. COS 463: Wireless Networks Lecture 8 Kyle Jamieson

Error Detection and Correction

The figures and the logic used for the MATLAB are given below.

Computer Networks - Xarxes de Computadors

CSCI-1680 Physical Layer Rodrigo Fonseca

CSC344 Wireless and Mobile Computing. Department of Computer Science COMSATS Institute of Information Technology

Wireless Communications

International Journal of Digital Application & Contemporary research Website: (Volume 1, Issue 7, February 2013)

Simulink Modelling of Reed-Solomon (Rs) Code for Error Detection and Correction

b. When transmitting a message through a transmission medium, the equipment which receives the message should first find out whether it has received

Lecture 3 Data Link Layer - Digital Data Communication Techniques

Implementation of Different Interleaving Techniques for Performance Evaluation of CDMA System

Lecture 4: Wireless Physical Layer: Channel Coding. Mythili Vutukuru CS 653 Spring 2014 Jan 16, Thursday

Volume 2, Issue 9, September 2014 International Journal of Advance Research in Computer Science and Management Studies

Layering and Controlling Errors

ISSN: International Journal of Innovative Research in Science, Engineering and Technology

Data Transmission Definition Data Transmission Analog Transmission Digital Transmission

16.36 Communication Systems Engineering

Lecture 6: Reliable Transmission"

Chapter 10 Error Detection and Correction

Lab/Project Error Control Coding using LDPC Codes and HARQ

Datacommunication I. Layers of the OSI-model. Lecture 3. signal encoding, error detection/correction

White Paper FEC In Optical Transmission. Giacomo Losio ProLabs Head of Technology

Error Detection and Correction: Parity Check Code; Bounds Based on Hamming Distance

Error Protection: Detection and Correction

Single Error Correcting Codes (SECC) 6.02 Spring 2011 Lecture #9. Checking the parity. Using the Syndrome to Correct Errors

Power Efficiency of LDPC Codes under Hard and Soft Decision QAM Modulated OFDM

Burst Error Correction Method Based on Arithmetic Weighted Checksums

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 9: Error Control Coding

An Efficient Forward Error Correction Scheme for Wireless Sensor Network

6. FUNDAMENTALS OF CHANNEL CODER

Summary of Basic Concepts

Design and Simulation of a Composite Digital Modulator

Performance Optimization of Hybrid Combination of LDPC and RS Codes Using Image Transmission System Over Fading Channels

Study of Turbo Coded OFDM over Fading Channel

Reduced Complexity by Incorporating Sphere Decoder with MIMO STBC HARQ Systems

DESIGN OF 4 BIT BINARY ARITHMETIC CIRCUIT USING 1 S COMPLEMENT METHOD

DATA COMMUNICATION. Channel and Noise

BSc (Hons) Computer Science with Network Security, BEng (Hons) Electronic Engineering. Cohorts: BCNS/17A/FT & BEE/16B/FT

LDPC Decoding: VLSI Architectures and Implementations

Decoding Distance-preserving Permutation Codes for Power-line Communications

Performance Improvement of OFDM System using Raised Cosine Windowing with Variable FFT Sizes

Simple Algorithm in (older) Selection Diversity. Receiver Diversity Can we Do Better? Receiver Diversity Optimization.

Unit 1.1: Information representation

Outline. EECS 122, Lecture 6. Error Control Overview Where are Codes Used? Error Control Overview. Error Control Strategies ARQ versus FEC

Error Correcting Code

Digital Transmission using SECC Spring 2010 Lecture #7. (n,k,d) Systematic Block Codes. How many parity bits to use?

The idea of similarity is through the Hamming

Basics of Error Correcting Codes

B.E SEMESTER: 4 INFORMATION TECHNOLOGY

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

COMBINATIONAL CIRCUIT

DigiPoints Volume 1. Leader Guide. Module 6 Error Detection and Correction

Odd-Prime Number Detector The table of minterms is represented. Table 13.1

Digital Data Communication Techniques

CHAPTER 8 DIGITAL DATA BUS ACQUISITION FORMATTING STANDARD TABLE OF CONTENTS. Paragraph Subject Page

EXTERNAL FEC DESIGN TO INCREASE DATA TRANSFER RATES OVER BAMS RADIOS

FPGA implementation of DWT for Audio Watermarking Application

Channel Coding/Decoding. Hamming Method

International Journal of Computer Trends and Technology (IJCTT) Volume 40 Number 2 - October2016

Redundant Residue Number System Based Fault Tolerant Architecture over Wireless Network

Performance Evaluation and Comparative Analysis of Various Concatenated Error Correcting Codes Using BPSK Modulation for AWGN Channel

Chapter 3. Data Transmission

Differential Image Compression for Telemedicine: A Novel Approach

Error Propagation Significance of Viterbi Decoding of Modal and Non-Modal Ternary Line Codes

Communications I (ELCN 306)

Data Communications & Computer Networks

COMPARISON OF CHANNEL ESTIMATION AND EQUALIZATION TECHNIQUES FOR OFDM SYSTEMS

Introduc)on to Computer Networks

Compression and Image Formats

MULTIPLE CHOICE QUESTIONS

HY448 Sample Problems

BER Analysis of BPSK and QAM Modulation Schemes using RS Encoding over Rayleigh Fading Channel

Performance of Combined Error Correction and Error Detection for very Short Block Length Codes

Error Correction with Hamming Codes

EC 6501 DIGITAL COMMUNICATION UNIT - II PART A

Convolutional Coding Using Booth Algorithm For Application in Wireless Communication

The throughput analysis of different IR-HARQ schemes based on fountain codes

IMPROVEMENT OF THE ORTHOGONAL CODE CONVOLUTION CAPABILITIES USING FPGA IMPLEMENTATION

Physical Layer: Modulation, FEC. Wireless Networks: Guevara Noubir. S2001, COM3525 Wireless Networks Lecture 3, 1

Terminology (1) Chapter 3. Terminology (3) Terminology (2) Transmitter Receiver Medium. Data Transmission. Direct link. Point-to-point.

Simulink Modeling of Convolutional Encoders

DIGITAL DATA COMMUNICATION TECHNIQUES

SECTION 4 CHANNEL FORMAT TYPES AND RATES. 4.1 General

Mathematics. Programming

Performance assessment of Hamming Code

Lecture-8 Transmission of Signals

Journal of American Science 2015;11(7)

A C E. Answers Investigation 4. Applications. Dimensions of 39 Square Unit Rectangles and Partitions. Small Medium Large

and coding (a.k.a. communication theory) Signals and functions Elementary operation of communication: send signal on

Data and Computer Communications. Chapter 3 Data Transmission

ENERGY EFFICIENT DATA COMMUNICATION SYSTEM FOR WIRELESS SENSOR NETWORK USING BINARY TO GRAY CONVERSION

Introduction (concepts and definitions)

Transcription:

J. Basic. Appl. Sci. Res., 6(5)34-39, 26 26, TextRoad Publication ISSN 29-434 Journal of Basic and Applied Scientific Research www.textroad.com A Novel Approach for Error Detection Using Additive Redundancy Check Shibli Nisar, 2 M.Asadullah, 3 Gulfam Nasir, 2, 3 Department of Electrical Engineering, National University of Computer and Emerging Sciences Peshawar, Pakistan ABSTRACT Received: January 6, 26 Accepted: April 23, 26 In a data communication system binary data transmit from one node to another node, during transmission data can be corrupted by transmission impairments like attenuations, distortion and noise. For analog communication signal can be corrupted by external and internal noise of system and also by other transmission impairments. Digital signal can be effected by single bit error and burst error, in these errors binary is changed to binary and vice versa. At receiver it is check either data has corrupted or not by using error detection techniques, if data has corrupted then various error correction techniques are used to get original data. In this research work, Additive redundancy check (ARC) technique is proposed to detect errors. The suggested technique is based on basic addition. In this technique binary data is arrange in square pattern by keeping number of rows and columns equal, and then basic addition operation is apply on it. The proposed technique can easily detect those errors which other techniques fail to detect, so this technique is more robust than other existing techniques. KEYWORDS: Error detection, Single bit error, Burst error, 2D parity check, Checksum.. INTRODUCTION When binary data is transmitted in communication systems, it can be corrupted due to transmission impairments. Data corruption means occurrence of errors e.g. binary changed to binary and vice versa. There are two main types of error st is single bit error and 2 nd is burst error or multiple bits error. In single bit error only one bit effected. Rest of all the binary data remains same. But in burst error two or multiple bits change it corrupt consecutive sequence of N bits. At receiver site error detection method are used as checking function, if data is corrected then accept it else reject it. Error detection can be perform by adding some redundancy bits at the end of data to be transmit, at the receiver site binary data decoded and checked either error occur or not [,2]. There are many error detection methods available which are used to detect error by appending some extra redundancy bits with data bits. Some of these famous methods are VRC, LRC, CRC, checksum and 2D parity Check [3-8]. In VRC after counting number of s is even or odd extra bits are appended at the end of binary data, it can only detect burst error if number of changed bits are ODD. While LRC can detect single bit error and burst error but If in a same column is changed to and vice versa LRC can t detect it. In checksum st complement is taken after adding all binary data, then appended this complement at the end of binary data. Checksum can t detect error if two bits swap in a column. In 2D parity check the parity of each row and columns is calculated by counting number of s then transmit row and column parity with data bits, this method takes more redundancy bits. In this research work, an effective method is proposed that is simply based on binary addition. It can easily detect single bit error and burst error. In this method less redundancy bits can cover more binary data bits, it can easily detect those errors which other methods failed to detect. The performance of proposed method is also compared with other existing methods in this research work. 2. METHODOLOGY In this section all the steps are described which are involved in transmitter and receiver site. 2. Transmitter site Let us consider the length of binary data is bits, if number of data bits are not squared value then append s at most significant bit to make it squared. Then make square (n n) pattern and name it A after that take transpose of that pattern and name it. Now find ARC by following 3 steps. *Corresponding Author: Shibli Nisar, Department of Electrical Engineering, National University of Computer and Emerging Sciences, Peshawar, Pakistan 34

Nisar et al.,26. Add all the columns of pattern A and name it Sum A. 2. Add all the columns of pattern and name it Sum. 3. Now to get ARC add Sum A with Sum. If carry occur then carry bits will be discard. After calculating ARC bits by above 3 steps, transmit data bits along ARC bits. Transmitter and receiver both should have same mechanism Block diagram for Additive Redundancy Check (ARC) at Transmitter site is shown below in figure. Figure. ARC method at Transmitter site 2.2 Receiver site At receiver site binary data is received along redundancy bits (ARC). To check either received data is correct or not again calculate ARC by following same steps as followed at transmitter site. After calculating ARC at receiver site compare it with Transmitter site ARC, If receiver site ARC is equal to Transmitter site ARC, it means there is no error occur and data is received correctly else there is an error occurred and received data is corrupt. This method can easily detect most of error which other methods fails to detect. Block diagram for Additive Redundancy Check at Receiver site is shown below in figure 2. Figure 2. ARC method at receiver site 35

J. Basic. Appl. Sci. Res., 6(5)34-39, 26 3. RESULTS To check performance and accuracy of this method, single bit and burst error were introduced to check either this method detect it or not. Some examples are given below. At transmitter site 6 bit binary data was arranged it into square (4 4) pattern and calculated its ARC, example of ARC is shown below in figure 3. 3. Single bit error detection It is assumed that during transmission error occurred at st bit position. To check that during transmission error occurred or not, again calculated ARC at receiver site. Calculation of ARC at receiver site is shown in figure 4. As shown transmitter site ARC is not equal to receiver site ARC it proved that error has been occurred during transmission. Graphical view of single error detection using ARC is shown below in figure 5. Figure 3. Example of ARC at transmitter site Figure 4. ARC for Single bit error detection Binary data to be transmit.5 5 5 Transmitter site ARC.5.5.5 2 2.5 3 Recieved binary data.5 5 5 Reciever site ARC.5.5.5 2 2.5 3 Figure 5. Graphical view of ARC method for single bit error detection 36

Nisar et al.,26 In above graph it is shown transmitter and receiver site ARC are not equal. We can also see that error is occurred at st position, at transmitter site there is at st bit position but at receiver site there is as shown in graph. It shows occurrence of error. 3.2 Burst error detection It is assumed during transmission error occur at 3 rd, th, 3 th, 4 th and 5 th position. Calculation is shown below in figure 6. Figure 6. Example of ARC for burst error detection As shown in above figure after passing through channel at receiver site when ARC calculated it was not equal to transmitter site ARC it shows an error occurred. Graphical view of binary data at transmitter and receiver site is shown below in figure 7. Binary data to be transmit.5 5 5 Transmitter site ARC.5.5.5 2 2.5 3 Recieved binary data.5 5 5 Reciever site ARC.5.5.5 2 2.5 3 Figure 7. Graphical view of ARC method for burst error detection From the above graph it can observe transmitter and receiver site ARC is not equal. It shows occurrence of error. 37

J. Basic. Appl. Sci. Res., 6(5)34-39, 26 4. Analysis If number of data bits are not squared value then append s at most significant bit to make it squared. Number of data bits= Number of ARC bits= Total no. of (data bits + ARC bits) = + Overhead = Code rate =. =.. =. (!" ) No. of ARC bits 5 5 28 96 64 32 4 8 6 6 64 256 k 4k 9k 6k No. of Data bits Figure 8. Analysis of No. of Data bits versus no. of ARC bits 5. DISCUSSION Comparison of ARC method with other existing methods shows that it can easily detect all those errors which other methods cannot detect. VRC used to detect single bit error it can only detected burst error when total number of changed bits are ODD. When number of bits changed are even VRC cannot detect error. LRC can detect single bit and burst error. If in a same column is changed to and vice versa LRC can t detect it. Checksum is very effective error detection method, if bit inversion in one segment is balanced by bit inversion in another corresponding segment then Checksum fails to detect error. In 2D parity check, parity of individual column and row is calculated. For a long binary data it takes more redundant bits. If even number of s swap with even number of s and vice versa, then 2D parity check fails to detect errors. While Additive Redundancy Check (ARC) is based on basic arithmetic operation (Addition), in ARC less redundant bits that covers more data. It is more effective than other methods. It can easily detect those errors which other methods fail to detect. Comparison of ARC method with other error detection methods is shown below in table. Table. Comparison table of ARC with other methods Method name Original data Corrupted data Error detection VRC No LRC Checksum 2D parity check ARC As shown in above table ARC method detects those error which other methods unable to detect, that s why ARC method is more robust than other existing methods. 6. Shortcoming The probability of failure of this method is very rare. This technique fail to detect error when 2 bits inversion is take place in one row balanced by opposite 2 bits inversion in corresponding row. (For example, in a row two bits changes to and in other corresponding row two bits changes to. In this case ARC will remain same and fail to detect error). Example is shown in figure 9. No No No Yes 38

Nisar et al.,26 Figure 9. Block diagram of ARC shortcoming example As shown in above example when in a row changes to and same time in other row changes to then this method fails to detect it because the sum remains same and it has no effect on ARC. In future work we will try to overcome this shortcoming and try to make its results better and more robust. 7. Conclusion There are different error detection methods every method has its own advantages and disadvantages as already discussed. Additive redundancy check (ARC) method is effective and has better performance as compare to other methods. This method has ability to detect all those errors which undetected by other methods. ARC method is easier because it is based on basic Addition. It takes less redundancy bits to cover more data bits which mean ARC method is more fast and efficient than other methods, this is one of its advantage over all existing error detection methods. Shortcoming of this method is already discussed in previous sections and in future we will try to resolve it. REFERENCES [] Data Communication and Networking 4th edition by Behrouz A. Forouzan (Chapter th page 267) [2] Modern Digital and Analog Communication Systems 3rd edition by B.P Lathi ( Chapter 6th page 728) [3] Logic and Computer Design Fundamentals 2nd edition ( Chapter 2nd page 74) [4] Data and Computer Communication 8th edition by William Stalling [5] "Mathematical Challenge April 23 Error-correcting codes" (PDF). Swiss Quant Group Leadership Team. April 23. [6] https://www.researchgate.net/publication/23622666_simple-error-detection-method [7] MacKay, David J.C. (September 23). In-formation Theory, Inference and Learning Algorithms. Cambridge: Cambridge University Press. ISBN -52-64298-. [8] Moon, Todd K. (25). Error Correction Coding. New Jersey: John Wiley & Sons. ISBN 978--47-648-. [9] Peterson, W. W. and Brown, D. T. (January 96). "Cyclic Codes for Error Detection". Proceedings of the IRE 49 (): 228 235.doi:.9/JRPROC.96.28784. 39