25Gb/s Ethernet Channel Design in Context:

Similar documents
How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

Gb/s Study Group. Considerations for 25 Gb/s Cable Assembly, Test Fixture and Channel Specifications

PCB Routing Guidelines for Signal Integrity and Power Integrity

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

Baseline proposals for copper twinaxial cable specifications Chris DiMinico MC Communications/PHY-SI LLC/Panduit

Link budget for 40GBASE-CR4 and 100GBASE-CR10

Return Loss of Test Channel for Rx ITT in Clause 136 (#72)

AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline

802.3ba CR4/10, SR4/SR10 loss budgets. IEEE P802.3ba July 2009 San Francisco

Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations

100 Gb/s: The High Speed Connectivity Race is On

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

Observation bandwidth

Revving up VPX for 10Gbaud operation a case study for implementing IEEE 802.3ap 10GBASE-KR over a VPX backplane Bob Sullivan, Michael Rose, Jason Boh

IEEE 802.3bj Test Points and Parameters 100 Gb/s copper cable Chris DiMinico MC Communications/ LEONI Cables & Systems LLC

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

Chris DiMinico MC Communications/PHY-SI LLC/Panduit NGOATH Study Group

An Initial Investigation of a Serial 100 Gbps PAM4 VSR Electrical Channel

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

PCB Material Selection for High-speed Digital Designs. Add a subtitle

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

High Speed Characterization Report

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

Richard Mellitz, Intel Corporation January IEEE 802.3by 25 Gb/s Ethernet Task Force

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

CFORTH-X2-10GB-CX4 Specifications Rev. D00A

Manufacture and Performance of a Z-interconnect HDI Circuit Card Abstract Introduction

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

High Speed Characterization Report

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

IEEE CX4 Quantitative Analysis of Return-Loss

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

CAUI-4 Chip Chip Spec Discussion

High Speed Digital Design & Verification Seminar. Measurement fundamentals

SERDES High-Speed I/O Implementation

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

IEEE Std 802.3ap (Amendment to IEEE Std )

Effective Return Loss (ERL): A New Parameter To Limit COM Variability

PCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing. Introduction

Intel 82566/82562V Layout Checklist (version 1.0)

SAS-2 6Gbps PHY Specification

How Long is Too Long? A Via Stub Electrical Performance Study

40 AND 100 GIGABIT ETHERNET CONSORTIUM

PCB Trace Impedance: Impact of Localized PCB Copper Density

Analyze and Optimize 32- to 56- Gbps Serial Link Channels

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz

Chip-to-module far-end TX eye measurement proposal

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24

Nan Ya Plastics Corp.

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

2.5G/5G/10G ETHERNET Testing Service

DesignCon East Feasibility of 40 to 50 Gbps NRZ Interconnect Design for Terabit Backplanes

DESIGN FOR MANUFACTURABILITY (DFM)

The state of IEEE 802.3bj 100 Gb/s Backplane Ethernet

DesignCon SI and EMI Impact of AC Coupling Capacitors on 25Gbps+ Systems. Xin Wu, Molex Inc.

IEEE 802.3bj: 100GBASE-CR4 Test Points and Parameters Chris DiMinico MC Communications/ LEONI Cables & Systems LLC

100G QSFP28 DAC Passive Copper Cable SLQS28-100PC-XX

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

Differential Signaling is the Opiate of the Masses

Preliminary COM results for two reference receiver models

IEEE Electrical Backplane/ Twinax Cu Cable SG Objectives. Lake Tahoe, NV May 2011

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

40 AND 100 GIGABIT ETHERNET CONSORTIUM

Practical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs

A possible receiver architecture and preliminary COM Analysis with GEL Channels

FPGA World Conference Stockholm 08 September John Steinar Johnsen -Josse- Senior Technical Advisor

Backplane Architecture High-Level Design

Approach for Probe Card PCB

High Performance Package Trends Driving BackDrill File Generation Using Cadence Allegro. Chris Heard and Leigh Eichel

100 GEL C2M Flyover Host Files: Tp0 to Tp2, With and Without Manufacturing Variations, for Losses 9, 10, 11, 12, 13, and 14 db

10GBASE-T Transmitter Key Specifications

AN 672: Transceiver Link Design Guidelines for High- Gbps Data Rate Transmission

Impact of etch factor on characteristic impedance, crosstalk and board density

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

DesignCon A Study of Transmission Technology to Support 25-Gbps Serial Signaling For Parallel Architectures in Multi-Board Coplanar PCB Systems

Demystifying Vias in High-Speed PCB Design

TABLE OF CONTENTS. Sliver Cable Assemblies. TE Connectivity Technical Datasheet

GIGABIT ETHERNET CONSORTIUM

EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001

High-Speed Digital System Design Fall Semester. Naehyuck Chang Dept. of EECS/CSE Seoul National University

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

QSFP SFP-QSFP-40G-LR4

High Speed Characterization Report

40 AND 100 GIGABIT ETHERNET CONSORTIUM

MPI statistical model and results. 7 th January 2016 Jonathan King

Proposed Baseline text for: Chip-to-module 400 Gb/s eightlane Attachment Unit Interface (CDAUI-8) Tom Palkert MoSys Jan

ECE 546 Introduction

Myoung Joon Choi, Vishram S. Pandit Intel Corp.

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

On the Road to 5G Advances in Enabling Technology: A Materials Perspective

Multilayer PCB Stackup Planning

Transcription:

25Gb/s Ethernet Channel Design in Context: Channel Operating Margin (COM) Brandon Gore April 22 nd 2016

Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM? Examples of Signal Integrity Decisions Simple Interconnect Models have Opportunities for modeling improvements Questions?

<XX>BASE-KR and <XX>BASE-KR4 K -> backplane <XX> for BASE-KR, example: 10G\40G\25G\100G Lane data rate by dividing number of lanes Choice of MDI Interconnect. Left up to implementer

SMA TP1 TP4 SMA High Density Connector Signal Path High Density Connector Image Source: https://docs.oracle.com/cd/e19536-01/820-0457-11/intro.html

Compute Node Compute Node Signal Path Switch Board INTEL Reference Design Edge Card Connector Co-planar Connector Mezzanine Connector

<XX>BASE-CR and <XX>BASE-CR4 C -> Copper Twin-Ax Cable <XX> for BASE-CR, example 40G\25G\100G Choice of MDI Interconnect not left up to implementer Mix of observable and non-observable test points

SFP+\QSFP+ Ethernet NICNIC

Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM? Examples of Signal Integrity Decisions Simple Interconnect Models have Opportunities for modeling improvements Questions?

IL Insertion Loss db ILD IL Deviation Informative (no guarantee) db High confidence High confidence Frequency, GHz Amax Fitted Insertion Loss Frequency, GHz RL Return Loss ICR, IL to Crosstalk Ratio db High confidence db High confidence db High confidence Frequency, GHz Frequency, GHz Frequency, GHz Useful but limited trade-off possibilities

40GBASE-CR4 TP0-TP5 also informative Replaced ICR with Integrated Crosstalk Noise (ICN) TP1-TP4 is normative Equations defined in CL-85

Frequency domain channel requirements may lead to insufficient margin for manufacturing Margin to masks? Limited trade-offs of impairments Best return on investments Lower cost paradigms drive need of sufficient channel rather than optimal IEEE 802.3bj: Channel Operating Margin COM is a time domain channel (normative) specification Collaboration between silicon and platform engineers involved with Ethernet standards development.

Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM? Examples of Signal Integrity Decisions Simple Interconnect Models have Opportunities for modeling improvements Questions?

not frequency. A single bit response (SBR) may be used to determine a realistic figure of merit Interpretation requires context A reference signaling architecture addresses: Which parts of the signal considered? What is expected filtering?

Is computed from the time domain Is a single metric good for a wide range of designs Is a closed budget for allocation of Compensable and un-compensable ISI Crosstalk Loss Tx and Rx specifications Utilizes an agreed upon minimum reference signaling architecture Produces interim results for separating and budgeting channel impairments

Starts with converting filtered s-parameters into SBRs h (0) (t), h (n) (t) Convolution converts ISI and crosstalk into voltage PDFs. (http://www.ieee802.org/3/bj/public/jul12/mellitz_01_0712.pdf)

The derivative of the Thru SBR is used to compute the jitter PDF Tx and Rx noise determine another PDF (http://www.ieee802.org/3/bj/public/jul12/mellitz_01_0712.pdf)

Noise at BER is determined from the noise cumulative distribution function (CDF) created from the combined PDF s COM is defined as the ratio of available signal to noise (http://www.ieee802.org/3/bj/public/jul12/mellitz_01_0712.pdf)

Peak BER Eye Height Peak BER Eye Height I II

As As Unequalized Pulse response Equalized Pulse response I II As UI

As I As II Peak BER Eye Height N II N I = = h I II

Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM? Examples of Signal Integrity Decisions Simple Interconnect Models have Opportunities for modeling improvements Questions?

Signal Integrity Wish List Signal Loss Wide Traces \ Thick dielectrics Smooth Copper Best Material But Cost, Density, and DDR Peel Strength Cost and Manufacturing Reflection Noise Eliminate VIA stubs Electrically Small Connectors Cost Mechanical and form factor Coupling (Crosstalk) Noise < 60dB (0.1%) Routing Density Trade-offs are readily made using COM evaluation

Connector A Highest PSXT Largest IL and RL Crosstalk Power Sum SDD21 (db) Insertion Loss Conn B Conn A Conn C 13GHz PSXT (db) Conn A Conn C 13GHz Conn B

~2.5k COM evaluations per connector In context decisions possible with COM evaluation COM vs. Connector Conn B COM (db) Conn A Conn C

Wider traces for dense stack ups Easier to manufacture Lower copper loss Tighter differential coupling Match low impedance discontinuities Preparation for 50Gbps PAM4? http://www.ieee802.org/3/50g/public/ad hoc/archive/mellitz_021716_50ge_ngoat H_adhoc.pdf COM (db) COM vs. Target Zo 85Ohm 93Ohm COM evolution can quickly determine best target impedance.

Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM? Examples of Signal Integrity Decisions Simple Interconnect Models have Opportunities for modeling improvements Questions?

COM evaluations allow trade-offs in the context of a reference PHY architecture How much should be included in interconnect modeling? Following poses questions not answers. Focusing on simple interconnect models Transmission Lines PCB Layer Transition Via

Typically Transmission Line Models include Physical variations: Etch, core, pre-preg, stackup Dielectric change with frequency Power loss from conductor roughness Variation from temperature changes What else might matter? Variation along the etch Effective Dk versus Resin Pocket Infinite speed of light

+/- 1.5 Ohm peak variation

Can approximate a pocket of resin This has effect on crosstalk performance in simulation Resin Pocket 2D Simulation Example No Pocket

Symmetric Asymmetric Symmetric Asymmetric Increase Prepreg Dk Conductor separation reduces ICN magnitude Symmetric Core\Pre-preg has similar ICN trend with Dk mismatch Asymmetric Core\Pre-preg has opposite trends in ICN

Simulators often make simplifying assumptions Calculations for solving transmission lines often assume infinite speed of light or Quasi-Static For crosstalk, may not be << 1. 1 1 R E ( x, ) r ( 1 j ) ( x, ) e j J ( x, ) e 4 R R 1 R 3 (, ) ( 2 (1 ) j R B x j J x, ) e r d x 4 R If 1 (Quasi-Static) j R j R 2 2 1 1 E( x, ) ( (, ) 2 2 4 R R j R 3 e r x, ) j J x d x 1 j R B( x, ) e J ( x, ) 2 4 R 3 r d x 3 d x / 20% error at 10GHz for PCB environment f (Hz) R 20mils R 5mils DC 0 0.000 0.000 100MHz 1.00E+08 0.002 0.001 1GHz 1.00E+09 0.021 0.005 10GHz 1.00E+10 0.213 0.053 20GHz 2.00E+10 0.426 0.106 100GHz 1.00E+11 2.129 0.532

VIA modeling can be analyzed in 3D EMAG software Additional model considerations? Shadow of the device is sometimes overlooked Manufacturing variation for a VIA Layout versus Gerber VIAs required in shadow of device

Each Layer of PCB has tolerance Drill\Pad has tolerance Larger drill desired for manufacturing Does metal clearance get adjusted? Via Drill Diameter: 10mil Finished Plated Diameter: 8mil Via Pad Diameter: 20mil

Vendors have pad requirements Examples Tear Drop Pads Bubble Pads More reflective vias

Frequency domain masks are useful but tradeoffs are limited COM Evaluation enables quick signal integrity trade-offs in context Modeling assumptions should be continually revisited

IEEE Std 802.3bj-2014, https://standards.ieee.org/findstds/standard/802.3bj-2014.html IEEE Std 802.3-2012, Section Six, https://standards.ieee.org/findstds/standard/802.3-2012.html Mellitz, R. et al, Time-Domain Channel Specification: Proposal for Backplane Channel Characteristic Sections, IEEE Plenary Meeting July 2012, http://www.ieee802.org/3/bj/public/jul12/mellitz_01_0712.pdf Mellitz, R., Channel Operating Margin Tutorial, IEEE 802.3cb, IEEE Plenary Meeting, March 2016, http://www.ieee802.org/3/cb/public/mar16/mellitz_3cb_01_0316.pdf Mellitz, R., Backplane Channels: BGA Ball to BGA Ball with Manufacturing Considerations, 50Gb/s Ethernet Study Group, February 17th 2016 Teleconference, http://www.ieee802.org/3/50g/public/adhoc/archive/mellitz_021716_50ge_ngoath_adhoc.pdf Gore B., Mellitz R., An Exercise in Applying Channel Operating Margin (COM) for 10GBASE-KR Channel Design Gore B., Long G., Loyer J., PCB Material and Copper Foil Considerations for Insertion Loss Tutorial, DesignCon 2015 Peng Ye, Applying the Retarded Solution of Fields to PCB Transmission Line RLGC Modeling, Ph.D. dissertation, College of Engineering and Computing, University of South Carolina, Columbia, SC, 2015.