Operational Amplifiers: Theory and Design

Similar documents
Operational Amplifiers: Theory and Design

EE 230 Lab Lab 9. Prior to Lab

Low Distortion Design 4

High-Speed Serial Interface Circuits and Systems

Common mode rejection ratio

CMOS Inverter & Ring Oscillator

GUJARAT TECHNOLOGICAL UNIVERSITY. Semester II. Type of course: ME-Electronics & Communication Engineering (VLSI & Embedded Systems Design)

Chapter 8. Chapter 9. Chapter 6. Chapter 10. Chapter 11. Chapter 7

ET475 Electronic Circuit Design I [Onsite]

Ch.8 INVERTER. 8.1 Introduction. 8.2 The Full-Bridge Converter. 8.3 The Square-Wave Inverter. 8.4 Fourier Series Analysis

CHARACTERIZATION OF OP-AMP

UNIVERSITY OF UTAH ELECTRICAL ENGINEERING DEPARTMENT

Chapter 13 Output Stages and Power Amplifiers

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT

Prelab 10: Differential Amplifiers

Chapter 11 Output Stages

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

ECEN3250 Lab 6 Design of Current Sources Using MOS Transistors

Lab 2: Discrete BJT Op-Amps (Part I)

Lab 4: Supply Independent Current Source Design

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Topology Selection: Input

When you have completed this exercise, you will be able to relate the gain and bandwidth of an op amp

Common-Source Amplifiers

Assignment 11. 1) Using the LM741 op-amp IC a circuit is designed as shown, then find the output waveform for an input of 5kHz

ECE 3274 Common-Emitter Amplifier Project

Facility of Engineering. Biomedical Engineering Department. Medical Electronic Lab BME (317) Post-lab Forms

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

UNIT - 1 OPERATIONAL AMPLIFIER FUNDAMENTALS

Revision History. Contents

Submission date: Wednesday 21/3/2018

EE 501 Lab 10 Output Amplifier Due: December 10th, 2015

. What is usually plotted (on semi-log paper) are the following two quantities:

When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required.

ECEN 325 Lab 11: MOSFET Amplifier Configurations

(b) 25% (b) increases

University of Michigan EECS 311: Electronic Circuits Fall 2009 LAB 2 NON IDEAL OPAMPS

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

NGSPICE- Usage and Examples

Well we know that the battery Vcc must be 9V, so that is taken care of.

Audio Amplifier Design utilising Spectrum Analysis

ECE 3274 Common-Collector (Emitter-Follower) Amplifier Project

A High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower

Homework Assignment 07

2. SINGLE STAGE BIPOLAR JUNCTION TRANSISTOR (BJT) AMPLIFIERS

BANGLADESH UNIVERSITY OF ENGINEERING & TECHNOLOGY

ENGR 201 Homework, Fall 2018

HOME ASSIGNMENT. Figure.Q3

ECEN 325 Lab 5: Operational Amplifiers Part III

Audio Power Amplifiers with Feedback Linearization

EE 210 Lab Exercise #5: OP-AMPS I

Chapter 10: Operational Amplifiers

DIGITAL VLSI LAB ASSIGNMENT 1

CHAPTER 3 OSCILOSCOPE AND SIGNAL CONDITIONING

Homework Assignment 07

ECE 3274 Common-Emitter Amplifier Project

Atypical op amp consists of a differential input stage,

Gechstudentszone.wordpress.com

P a g e 1. Introduction

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

LA4902 参考資料. Specifications. Monolithic Linear IC Audio Output for TV application 10W BTL Monaural Power Amplifier IC. Maximum Ratings at Ta = 25 C

Op-Amp Simulation Part II

C H A P T E R 02. Operational Amplifiers

Design and Simulation of Low Voltage Operational Amplifier

ECE2274 Pre-Lab for MOSFET logic LTspice NAND Gate, NOR Gate, and CMOS Inverter

Revised: Summer 2010

EE 3305 Lab I Revised July 18, 2003

Chapter 5 OUTPUT STAGES IN A VOLTAGE AMPLIFIER SYSTEM

Page 1 of 7. Power_AmpFal17 11/7/ :14

Elad Alon HW #1: Circuit Simulation EECS 141 Due Thursday, Aug. 30th, 5pm, box in 240 Cory

Boosting output in high-voltage op-amps with a current buffer

Analog Electronic Circuits Lab-manual

EELE 201 Circuits I. Fall 2013 (4 Credits)

Design and Simulation of RF CMOS Oscillators in Advanced Design System (ADS)

Class-AB Low-Voltage CMOS Unity-Gain Buffers

Operational Amplifiers Part I of VI What Does Rail-to-Rail Input Really Mean? by Bonnie C. Baker Microchip Technology, Inc.

ELEC207 LINEAR INTEGRATED CIRCUITS

AN174 Applications for compandors SA570/571 SA571

The Aleph 5 is a stereo 60 watt audio power amplifier which operates in single-ended class A mode.

Operational Amplifiers

PreLab 7: LED Blinker (Due Oct 30)

Homework Assignment 01

Lecture (01) Transistor operating point & DC Load line

Unit WorkBook 1 Level 4 ENG U22 Electronic Circuits and Devices 2018 UniCourse Ltd. All Rights Reserved. Sample

Common-source Amplifiers

Prelab 6: Biasing Circuitry

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)

UTC572M LINEAR INTEGRATED CIRCUIT YOUWANG ELECTRONICS CO.LTD PROGRAMMABLE ANALOG COMPANDOR DESCRIPTION ORDERING INFORMATION FEATURES APPLICATIOS

Design of Rail-to-Rail Op-Amp in 90nm Technology

Feed Forward Linearization of Power Amplifiers

ECE 3274 MOSFET CD Amplifier Project

Problem 1. Final Exam Spring 2018 (Reposted 11p.m. on April 30)

Facility of Engineering. Biomedical Engineering Department. Medical Electronic Lab BME (317) Pre-Report Forms

Electronics Prof D. C. Dube Department of Physics Indian Institute of Technology, Delhi

ECEN 474/704 Lab 6: Differential Pairs

Lecture # 11 Oscillators (RC Circuits)

Faculty of Engineering 4 th Year, Fall 2010

the reactance of the capacitor, 1/2πfC, is equal to the resistance at a frequency of 4 to 5 khz.

Class D Audio Amplifier Design

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.

Transcription:

Operational Amplifiers: Theory and Design TU Delft, the Netherlands, November 6-10, 2017 All Rights Reserved 2017 MEAD Education SA 2017 TU Delft These lecture notes are solely for the use of the registered course Participants and Instructors teaching in the course. No part of these notes may be reproduced, stored in a retrieval system, or transmitted in any form or by any means (electronic, photocopying, microfilming, recording or otherwise) without written permission of MEAD Education SA, TU Delft or any of the Authors.

Lesson 3 Output Stages 1

Cell: Output_Stages Output Stages Bipolar Follower Class C CMOS Inverting Amp. Fully Voltagefollower 2

Bipolar Follower Class C Out VCC-VCE SAT Q 1 :off Q 2 :on -V BE V BE Q 1 :on Q 2 :off Input voltage -VEE+VEC SAT Dead Band 3

4

CMOS Inverting Amp. Out M 1 :on M 2 :off VCC M 1 :off M 2 :on Input voltage -VEE 5

Inverting Amplifier Stage Output Current 6

Fully Voltage-follower Out M3 M4 VCC-VDS 1 M 1 :off M 2 :on M 1 :on M 2 :off Input voltage -VEE+VDS 2 7

Class AB Voltage Follower Stage Output Current 8

Output Stages Cell:Output_Stages Assignment 1 Level A Class C output stage DC Sweep analysis. Inverting amplifier output stage DC Sweep analysis. Voltage follower output stage DC Sweep analyses. Conditions: Perform DC sweep analysis from 0 to 2.5 V with a step size of 0.01V. Choose linear sweep. 9

Cell: 07_Output_Stages Assignment 2 Level A Output Stages Analyze the total harmonic distortion at the output using transient analysis & THD function in calculator. Conditions: use a sinusoidal voltage source with a 1.25V CM level Sine signal: amp=1 V, freq=1 KHz, offset=1.25 V; Transient Simulation: Stop Time = 10 m, Accuracy: Conservative After transient analysis, open the Calculator, select the transient voltage waveform (Vt) of the output node, and then choose the thd function under the Special Functions list. Conditions for THD function: From = 0, To = 10m, Number of Samples = 64, Fundamental = 0. The number evaluated by calculator is given as % value. 10

CMOS Inverting Amp. Out M 1 :on M 2 :off VCC M 1 :off M 2 :on Input voltage -VEE 11

Cell Output_AB_FF Feed forward Class AB output stage 12

M2 I 1 xi 4 =I 7 xi 8 =I B4 2 13

M8 M1 M4 M7 I 2 xi 3 =I 5 xi 6 =I B3 2 14

NMOS Only output current 1 (PM) Total Current Total output current Output current of M1 Output current of M2 output current 2 (NM) PMOS Only 15

Cell Output_AB_FB Feedback Class AB with minimum selector 16

M4 M5 17

18

output current 3 (PM) Total output current output current 4 (NM Output current of M1 Output current of M2 19

Output Stages Assignment 3 Level A Sweep IIN from -100u to 100u: 08_Output_AB_FF_Topcell : Plot the current through the output transistors and through the control mesh. 09_Output_AB_FB_Topcell: Plot the current through the output transistors and through the replica transistors 20

Output Stages Assignment 4 Level A Configure the circuit in unity-gain configuration with an input pulse voltage source. Add a resistive load at the output and see the step response of the amplifier. Decrease the load resistor from 10kohm to 10ohm and observe the change in the output current and output voltage Assignment 5 Level B Change the biasing of the output stage and see how it influences the simulation above. Assignment 6 Level C Try to build a complete amplifier with one of the output stages, using feedback network. Refer to Fig. 7.7.2 on pp.255 and 7.7.7 on pp.260. 21