TABLE 3-2 Truth Table for Code Converter Example

Similar documents
COMBINATIONAL CIRCUIT

4:Combinational logic circuits. 3 July

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

Unit 3. Logic Design

BCD Adder. Lecture 21 1

UNIT-IV Combinational Logic

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

CHW 261: Logic Design

Combinational Logic Circuits. Combinational Logic

Combinational Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

UNIT III. Designing Combinatorial Circuits. Adders

Combinational Circuits DC-IV (Part I) Notes

Experiment # 4. Binary Addition & Subtraction. Eng. Waleed Y. Mousa


Digital Fundamentals

Adder (electronics) - Wikipedia, the free encyclopedia

IES Digital Mock Test

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

University of Technology

Project Part 1 A. The task was to design a 4 to 1 multiplexer that uses 8 bit buses on the inputs with an output of a single 8 bit bus.

Department of Electronics and Communication Engineering

Digital Electronics. Functions of Combinational Logic

EXPERIMENT NO 1 TRUTH TABLE (1)

Encoders. Lecture 23 5

Digital Electronics 8. Multiplexer & Demultiplexer

2 Building Blocks. There is often the need to compare two binary values.

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Function Table of an Odd-Parity Generator Circuit

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

Subtractor Logic Schematic

Introduction. BME208 Logic Circuits Yalçın İŞLER

Digital. Design. R. Ananda Natarajan B C D

MSI Design Examples. Designing a circuit that adds three 4-bit numbers

Digital Logic and Design (Course Code: EE222) Lecture 14: Combinational Contd.. Decoders/Encoders

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.

Logic Design I (17.341) Fall Lecture Outline

Laboratory Manual CS (P) Digital Systems Lab

COMBINATIONAL LOGIC CIRCUIT First Class. Dr. AMMAR ABDUL-HAMED KHADER

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction

Gates and Circuits 1

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

FUNCTION OF COMBINATIONAL LOGIC CIRCUIT

Logic Circuit Design

Practical Workbook Logic Design & Switching Theory

Odd-Prime Number Detector The table of minterms is represented. Table 13.1

Code No: R Set No. 1

Gates and and Circuits

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

DELD UNIT 3. Question Option A Option B Option C Option D Correct Option A B C

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100

Chapter 3 Combinational Logic Design

Topic Notes: Digital Logic

Paper No. Name of the Paper Theory marks Practical marks Periods per week Semester-I I Semiconductor

Gujarat University B. Sc. Electronics Semester I: ELE (Effective from: )

This Figure here illustrates the operation for a 2-input OR gate for all four possible input combinations.

Digital Electronic Concepts

EEE 301 Digital Electronics

Electronics. Digital Electronics

DELD MODEL ANSWER DEC 2018

DIGITAL ELECTRONICS QUESTION BANK

16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)

JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 6 Credit Hours. Prepared by: Dennis Eimer

Lab 2: Combinational Circuits Design

Combinational Logic. Combinational Logic Design Process, Three State Buffers, Decoders, Multiplexers, Encoders, Demultiplexers, Other Considerations

Electrical, Electronic and Communications Engineering Technology/Technician CIP Task Grid

CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT

DESIGN OF MODIFIED AND UNERRING FOUR BIT BINARY SIGNED SUBTRACTOR

Adder Comparator 7 segment display Decoder for 7 segment display D flip flop Analysis of sequential circuits. Sequence detector

Syllabus for: Electronics for F Y B Sc (Electronics) Semester- 1 (With effect from June 2014) PAPER I: Basic Electrical Circuits

Satish Chandra, Assistant Professor, P P N College, Kanpur 1

Digital Logic Design ELCT 201

VLSI Implementation & Design of Complex Multiplier for T Using ASIC-VLSI

DIGITAL FUNDAMENTALS

Combinational Logic Design CH002

Positive and Negative Logic

2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.

Dhanalakshmi College of Engineering


Veer Narmad South Gujarat University, Surat

Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices

Spec. Instructor: Center

ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL

(a) (b) (c) (d) (e) (a) (b) (c) (d) (e)

Fan in: The number of inputs of a logic gate can handle.

ECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description:

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Digital Electronics (Code: )

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28

Unit 1 Foundations in Electronics - Lesson 1.1 Introduction to Electronics Standards Essential Question Enduring Understandings

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru

NORTH MAHARASHTRA UNIVERSITY. F.Y. B. Sc. Electronics. Syllabus. Wieth effect from june2015

R & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification:

NORTH MAHARASHTRA UNIVERSITY, JALGAON

Transcription:

997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458 T-28 TABLE 3-2 Truth Table for Code Converter Example Decimal Digit Input BCD Output Excess-3 A B C D W Y Z 2 3 4 5 6 7 8 9 Truth Table for Code Converter Example

TABLE 3-3 Truth Table for BCD to Seven-Segment Decoder BCD Input Seven-Segment Decoder A B C D a b c d e f g All other inputs 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458 T-29 Truth Table for BCD to Seven-Segment Decoder

997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458 T-3 A Inputs A 2 A Outputs D 7 D 6 D 5 D 4 D 3 D 2 D D Truth Table for 3 to 8-Line Decoder

997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458 T-3 A Inputs A 2 A Outputs D 7 D 6 D 5 D 4 D 3 D 2 D D Truth Table for Octal-to-Binary Encoder

T-32 Truth Table of Priority Encoder TABLE 3-6 Truth Table of Priority Encoder Inputs Outputs D 3 D 2 D D A A V 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-33 Signed Binary Numbers g y Decimal Signed 2 s Complement Signed s Complement Signed Magnitude 7 6 5 4 3 2 2 3 4 5 6 7 8 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-34 Example of Design Hierarchy and Reusable Blocks 2 3 4 5 6 7 8 9-Input dd function Z O (a) Symbol for circuit 2 A A A 2 3-Input odd function B O 3 4 5 A A A 2 3-Input odd function B O A A A 2 3-Input odd function B O Z O 6 7 8 A A A 2 3-Input odd B function O (d) Exclusive-OR block as interconnect- ed NANDs (b) Circuit as interconnected 3-input odd function blocks A A B O A 2 (c) 3-input odd function circuit as interconnected exclusive-or blocks 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-35 Diagrams Representing the Hierarchy for Figure 3-2 9-input odd function 9-input odd function 3-input odd function 3-input odd function 3-input odd function 3-input odd function 3-input odd function OR OR OR OR OR OR OR OR OR -NAND (a) (b) 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-36 Logic Diagram for Analysis Example A T 3 B C T F D T 2 T 4 T 5 F 2 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-37 Logic Diagram for Binary Adder Y Z T T 2 T 3 S C 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-38 ViewDraw Schematic for Binary Adder in Figure 3-5 Y S Z C 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-39 ViewTrace Input and Output Waveforms for the Binary Adder Schematic in Figure 3-6 Y Z S D i g i t a l C T 5 n n 5 n Time(Seconds) 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-4 Maps for BCD to Excess-3 Code Converter CD AB C CD AB C A B A B D D W = A + BC + BD = BC + BD + BCD CD AB C CD AB C A B A B D D Y = CD + CD Z = D 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-4 Logic Diagram of BCD to Excess-3 Code Converter A W B C Y D Z 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-42 Seven-Segment Display a f b e g d c (a) Segment designation (b) Numeric designation for display 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-43 3 to 8-Line Decoder D = A 2 A A D = A 2 A A A A A 2 D 2 = A 2 A A D 3 = A 2 A A D 4 = A 2 A A D 5 = A 2 A A D 6 = A 2 A A D 7 = A 2 A A 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-44 A 2 to 4-Line Decoder with Enable Input A D D E A A D D D 2 D 3 D 2 (b) Truth table A E D 3 (a) Logic diagram 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-45 A 3 to 8 Decoder Constructed with Two 2 to 4 Decoders A A A 2 2 to 4 Decoder 2 2 2 3 Enable D D D 2 D 3 2 2 to 4 Decoder 2 2 3 Enable D 4 D 5 D 6 D 7 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-46 Implementing a Binary Adder Using a Decoder 3 to 8 Decoder Z 2 2 S Y 2 2 2 3 4 5 6 7 C 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-47 Logic Diagram of a 4-Input Priority Encoder D 3 D 2 D A A D V 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-48 4 to -Line Multiplexer S Function table S S Y S D D D D 2 D 3 D Y D 2 D 3 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-49 4 to -Line Multiplexer with Transmission Gates S S D D TG (S = ) TG (S = ) TG (S = ) Y D 2 D 3 TG (S = ) TG (S = ) TG (S = ) 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-5 Quadruple 2 to -Line Multiplexer A Y A Y A 2 Y 2 A 3 Y 3 B B Function table E S Output Y All 's Select A Select B B 2 B 3 S (select) E (enable) 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-5 Implementing a Boolean Function with a Multiplexer 4 x MU Y S S Y Z F F = Z F = Z F = F = Z Z 2 3 F (a) Truth table (b) Multiplexer implementation 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458 T-52 A B C D F = D F = F = D F F = F = D F = F = F = D C B A D 2 3 4 5 6 7 S F S S 2 8 x MU Implementing a Four-Input Function with a Multiplexer

T-53 to 4-Line Demultiplexer E D S S D D 2 D 3 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-54 Logic Diagram of Full Adder Y Half adder Half adder S C Z 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-55 4-Bit Ripple Carry Adder B 3 A 3 B 2 A 2 B A B A FA C 3 C 2 C FA FA FA C C 4 S 3 S 2 S S 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-56 Development of a Carry Lookahead Adder B A S G P C B 3 A 3 B 2 A 2 B A B A PFA PFA PFA PFA S 3 G 3 P 3 C 3 S 2 G 2 P 2 C 2 S G P C S G P C 4 Ripple Carry C (a) G 3 P 3 C 3 G 2 P 2 C 2 G P C G P C G -3 Carry Lookahead P -3 (b) 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-57 Block Diagram of Binary Adder-Subtractor A B Binary adder Borrow Binary subtractor Complement Selective 2's complementer Subtract/Add S Quadruple 2-to- multiplexer Result 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-58 Adder-Subtractor Circuit B 3 A 3 B 2 A 2 B A B A S C 3 C 2 C FA FA FA FA C C 4 S 3 S 2 S S 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-59 A 2-Bit by 2-Bit Binary Multiplier B B A A A B B A B A B A B A B C 3 C 2 C C A B B HA HA C 3 C 2 C C 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-6 A 4-Bit by 3-Bit Binary Multiplier A B 3 B 2 B B A B 3 B 2 B B Addend 4-bit adder Augend Sum and output carry A 2 B 3 B 2 B B Addend 4-bit adder Augend Sum and output carry C 6 C 5 C 4 C 3 C 2 C C 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-6 Block Diagram of BCD Adder Addend Augend K 4-bit binary adder Z 3 Z 2 Z Z Input carry Output carry C 4-bit binary adder S 3 S 2 S S BCD sum 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-62 Standard Graphics Symbol for a 4-Bit Parallel Adder 3 3 Cl P Q S S 3 CO 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-63 Standard Graphics Symbols for Decoders /Y /Y 2 4 EN 2 3 4 5 6 7 2 EN 2 3 (a) 3-to-8 line (b) 2-to-4 line EN A A D D D 2 D 3 (c) Truth table for decoder in (b) with EN and outputs negative logic 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-64 Example of a G-(AND) Dependency Y A B C G G2 2 Y A B C & & & (a) Block with G and G2 (b) Equivalent interpretation 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-65 Standard Graphics Symbols for Multiplexers E EN MU E S MU EN G S S S 2 D D D 2 D 3 D 4 D 5 D 6 D 7 2 2 3 4 5 6 7 G 7 Y A B A B A 2 B 2 A 3 B 3 Y Y Y 2 Y 3 (a) 8 to line (b) Quadruple 2 to line 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458

T-66 Graphics Symbol for an Adder-Subtractor S A A A 2 A 3 B B B 2 B 3 3 4/ 4 4 4/3 P Q S 3 S N4 Cl CO 997 by Prentice-Hall, Inc. MANO & KIME Upper Saddle River, New Jersey 7458

T-67 Qualifying Symbols Associated with Inputs and Outputs Symbol Description Active-low input or output Logic negation input or output EN Enable input: enables all outputs when active Dynamic input Three-state output Open-circuit output Output with special amplification 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458