MOSFET Amplifier Biasing

Similar documents
C H A P T E R 5. Amplifier Design

OCR Electronics for A2 MOSFETs Variable resistors

ECE 3410 Homework 4 (C) (B) (A) (F) (E) (D) (H) (I) Solution. Utah State University 1 D1 D2. D1 v OUT. v IN D1 D2 D1 (G)

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

BJT Amplifier. Superposition principle (linear amplifier)

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

Homework Assignment 07

Applied Electronics II

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Chapter 13: Introduction to Switched- Capacitor Circuits

INTRODUCTION TO ELECTRONICS EHB 222E

Electronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi

ECEN 474/704 Lab 6: Differential Pairs

JFET Noise. Figure 1: JFET noise equivalent circuit. is the mean-square thermal drain noise current and i 2 fd

Boosting output in high-voltage op-amps with a current buffer

4.5 Biasing in MOS Amplifier Circuits

Gechstudentszone.wordpress.com

Chapter 4 Single-stage MOS amplifiers

ECE315 / ECE515 Lecture 9 Date:

Lab 2: Discrete BJT Op-Amps (Part I)

EE 501 Lab 4 Design of two stage op amp with miller compensation

EE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

Common-Source Amplifiers

Chapter 8: Field Effect Transistors

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

MAS.836 HOW TO BIAS AN OP-AMP

Field Effect Transistors

Lab Project EE348L. Spring 2005

HOME ASSIGNMENT. Figure.Q3

ITT Technical Institute. ET215 Devices 1. Chapter

Function Generator Op-amp Summing Circuits Pulse Width Modulation LM311 Comparator

Final Exam: Electronics 323 December 14, 2010

MOSFET Amplifier Design

11. Audio Amp. LM386 Low Power Amplifier:

EE 368 Electronics Lab. Experiment 10 Operational Amplifier Applications (2)

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

Homework Assignment 07

Microelectronics Circuit Analysis and Design

University of Michigan EECS 311: Electronic Circuits Fall Final Exam 12/12/2008

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

MOSFET Amplifier Configuration. MOSFET Amplifier Configuration

3-Stage Transimpedance Amplifier

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

Electronics 1 Lab (CME 2410) School of Informatics & Computing German Jordanian University Laboratory Experiment (10) Junction FETs

Homework Assignment 03

ECE 255, MOSFET Amplifiers

UNIT 3: FIELD EFFECT TRANSISTORS

Homework Assignment 01

Lab 4. Transistor as an amplifier, part 2

LSJ689. Linear Systems. Application Note. By Bob Cordell. Three Decades of Quality Through Innovation

Laboratory #4: Solid-State Switches, Operational Amplifiers Electrical and Computer Engineering EE University of Saskatchewan

Qualitative Analysis of High Gain Small-signal Amplifier with MOSFET Current Mirror

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

Chapter 8 Differential and Multistage Amplifiers

AN-1106 Custom Instrumentation Amplifier Design Author: Craig Cary Date: January 16, 2017

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

MOSFET Amplifier Design Project Electrical Engineering 310 Section 002 Shawn Moser

Improving Amplifier Voltage Gain

Keywords: volume control, digital potentiometer, docking station, mute, stereo separation, MAX5486

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

Chapter 9: Operational Amplifiers

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

Chapter 9: Operational Amplifiers

Chapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors

Input Stage Concerns. APPLICATION NOTE 656 Design Trade-Offs for Single-Supply Op Amps

Improving the Light Load Efficiency of a VI Chip Bus Converter Array

PHYS 536 Active Filters

Homework Assignment 06

Reading. Lecture 17: MOS transistors digital. Context. Digital techniques:

ECE Lab #4 OpAmp Circuits with Negative Feedback and Positive Feedback

Non-Synchronous PWM Boost Controller for LED Driver

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.

EE301 Electronics I , Fall

Lecture 3: Transistors

ELC224 Final Review (12/10/2009) Name:

ECE4902 C Lab 7

Current Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors

Phy 335, Unit 4 Transistors and transistor circuits (part one)

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

Electrical Engineer. Lab2. Dr. Lars Hansen

Prof. Paolo Colantonio a.a

Lab 6: MOSFET AMPLIFIER

6.002 Circuits and Electronics Final Exam Practice Set 1

Field Effect Transistors (npn)

CHARACTERISTICS OF OPERATIONAL AMPLIFIERS - I

OBJECTIVE TYPE QUESTIONS

Digital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.

CHARACTERIZATION OF OP-AMP

LM386 Low Voltage Audio Power Amplifier

Homework Assignment True or false. For both the inverting and noninverting op-amp configurations, V OS results in

F9 Differential and Multistage Amplifiers

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

LINEAR IC APPLICATIONS

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

EE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Electronic PRINCIPLES

Operational Amplifiers

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

Transcription:

MOSFET Amplifier Biasing Chris Winstead April 6, 2015 Standard Passive Biasing: Two Supplies V D V S R G I D V SS To analyze the DC behavior of this biasing circuit, it is most convenient to use the following steps: 1. Specify the desired bias current I D. 2. Using the square law, solve for the required V GS. 3. Because the gate is biased at zero volts, we see that V S = V GS. Then the resistance is simply = (V S V SS ) I D 4. We may then find the maximum allowed while still keeping this device in saturation: Numerical Example V DS > V GS V Th I D V S > V S V Th I D > V Th < V Th + I D Suppose our MOSFET device has the following characteristics: 1

k n = 1mA/ V 2 V Th = 0.5V = 5V V SS = 5V and suppose we desire I D = 1mA. Then we arrive at: 1. V GS = 2ID k n = 1.91V. 2. V S = V GS = 1.91V. 3. = 3.090kΩ. 4. < 5.500kΩ. Using a Bypass Capacitor Ideally, a Common-Source amplifier like the one shown should have a gain equal to g m, where g m = 2k n I D Unfortunately the presence of causes the gain to decrease. It can be shown that ( ) A v = g m r o, + + r 0 + g m r o where r o is the MOSFET s built-in output resistance (typically on the order of 100kΩ). The term in parentheses can be much less than 1, resulting in very low gain. When using resistor biasing, we commonly assume that r o, so that the gain becomes A v g m 1 + g m The gain is maximized when = 0, but without the circuit s DC bias becomes very sensitive to calculation errors, component mismatch, temperature changes, and minor environmental factors. This creates a difficult tradeoff. To improve the gain of this circuit configuration, we may insert a bypass capacitor that masks the presence of : V D AC signals R G C B V SS 2

When C B is inserted, is has the effect of short-circuiting at higher frequencies. To obtain a value for C B, we may follow this procedure: 1. Specify the lowest frequency f at which the amplifier is to be used. 2. At the specific frequency f, C B can be treated as a resistor with effective resistance R B = 1/2πfC B. This should have a low value, say 1 to 10Ω. Then C B = 1Ω 2πf. The effective resistance of C B appears in parallel with, and becomes very small as f increases. Hence can be utilized to obtain a good DC bias solution, and its effects can be made to disappear at higher frequencies. Numerical Example Suppose our amplifier should operate at frequencies above 100kHz. Then the necessary capacitance is C B = 1.59µF. This capacitance is suitable for implementation on a breadboard or printed circuit board, but is too large for most integrated circuit designs. Active Feedback Bias Another method of biasing is possible in high-performance amplifiers. In this method, we use an amplifier (like an op amp) in a feedback bias arrangement: V D R big R G V D + This bias approach uses the op amp to zero the difference between the desired DC output (V D ) and the actual DC output (V D ). In an integrated circuit, this approach can be realized by implementing a low-quality amplifier for the feedback op amp. Notice that we can eliminate altogether because the 3

feedback circuit is able to adapt to minor errors like mismatch, temperature variation and parametric drift. To understand how this feedback adaptation operates, consider what happens if V D V D. First, suppose V D > V D. In this case, V G decreases toward zero, which tends to turn off the MOSFET. Then I D also decreases, so the voltage drop across is reduced, causing V D to increase. On the other hand, if V D < V D, then the op amp will tend toward its positive rail. This will increase V G, and increase the degree to which the MOSFET is on, which tends to pull V D to a lower value. Putting these two analyses together, it is clear that V D will always be changed in a direction that makes it closer to V D. Therefore the stable end-result is that V D = V D. The MOSFET Gain Configurations This section summarizes the characteristics of MOS amplifier configurations with passive bias (i.e. biased with ordinary resistors). Common-Source Characteristics: Input: GATE Output: DRAIN Gain: g m (INVERTING!) Output resistance: R out = 4

Common-Gate + + Characteristics: Input: SOURCE Output: DRAIN Gain: g m (NON-INVERTING!) Output resistance: R out = Common-Drain (Source Follower) Characteristics: Input: GATE Output: SOURCE 5

Gain: 1 (FOLLOWER!) Output resistance: R out = 1/g m Level-shifts: = ± V GS 6