AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

Similar documents
MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN75150 DUAL LINE DRIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

L293, L293D QUADRUPLE HALF-H DRIVERS

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

ORDERING INFORMATION PACKAGE

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN65LVDM31 HIGH-SPEED DIFFERENTIAL LINE DRIVER

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

ORDERING INFORMATION PACKAGE

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES


SN QUADRUPLE HALF-H DRIVER

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

TL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN75150 DUAL LINE DRIVER

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER


SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN54HC04, SN74HC04 HEX INVERTERS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

ULN2001A, ULN2002A, ULN2003A, ULN2004A, ULQ2003A, ULQ2004A, HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY

TL317 3-TERMINAL ADJUSTABLE REGULATOR

SN74AHC1G04 SINGLE INVERTER GATE

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

NE555, SA555, SE555 PRECISION TIMERS

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

LM139, LM139A, LM239, LM239A, LM339, LM339A, LM339Y, LM2901 QUAD DIFFERENTIAL COMPARATORS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

POSITIVE-VOLTAGE REGULATORS

ORDERING INFORMATION PACKAGE SOT (SC-70) DCK

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SN54HC541, SN74HC541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SN74LVC2244ADWR OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS. description/ordering information

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN75374 QUADRUPLE MOSFET DRIVER

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

Transcription:

AM6LS SLLSG JANUARY 979 REVISED FEBRUARY Meets or Exceeds the Requirements of ANSI TIA/EIA--B and ITU Recommendation V. Operates From a Single -V Supply TTL Compatible Complementary Outputs High Output Impedance in Power-Off Conditions Complementary Output-Enable Inputs description D, DB, N, OR NS PACKAGE (TOP VIEW) A Y Z G Z Y A GND 6 7 8 6 9 V CC A Y Z G Z Y A The AM6LS is a quadruple complementary-output line driver designed to meet the requirements of ANSI TIA/EIA--B and ITU (formerly CCITT) Recommendation V.. The -state outputs have high-current capability for driving balanced lines such as twisted-pair or parallel-wire transmission lines, and they provide a high-impedance state in the power-off condition. The enable function is common to all four drivers and offers the choice of an active-high or active-low enable (G, G) input. Low-power Schottky circuitry reduces power consumption without sacrificing speed. The AM6LS is characterized for operation from C to 7 C. TA C to 7 C PLASTIC SMALL OUTLINE (D, NS) AM6LSCD AM6LSCNS AVAILABLE OPTIONS PACKAGED DEVICES PLASTIC SHRINK SMALL OUTLINE (DB) AM6LSCDB PLASTIC DIP (N) AM6LSCN The DB and NS packages are only available taped and reeled. Add the suffix R to the device type (e.g., AM6LSCDBR). FUNCTION TABLE (each driver) INPUT ENABLES OUTPUTS A G G Y Z H H X H L L H X L H H X L H L L X L L H X L H Z Z H = high level, L = low level, X = irrelevant, Z = high impedance (off) Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright, Texas Instruments Incorporated POST OFFICE BOX 6 DALLAS, TEXAS 76

AM6LS SLLSG JANUARY 979 REVISED FEBRUARY logic diagram (positive logic) G G A A 7 6 A 9 A Y Z Y Z Y Z Y Z schematic (each driver) Input A V kω 9 Ω Output Y 9 Ω Output Z Common to All Four Drivers VCC V kω kω To Three Other Drivers Enable G Enable G GND All resistor values are nominal. POST OFFICE BOX 6 DALLAS, TEXAS 76

AM6LS SLLSG JANUARY 979 REVISED FEBRUARY absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note )............................................................. 7 V Input voltage, V I............................................................................ 7 V Output off-state voltage..................................................................... V Package thermal impedance, θ JA (see Note ): D package................................... 7 C/W DB package................................. 8 C/W N package................................... 67 C/W NS package................................. 6 C/W Lead temperature,6 mm (/6 inch) from case for seconds............................... 6 C Storage temperature range, T stg................................................... 6 C to C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values, except differential output voltage VOD, are with respect to network GND.. The package thermal impedance is calculated in accordance with JESD -7. recommended operating conditions MIN NOM MAX UNIT VCC Supply voltage.7. V VIH High-level input voltage V VIL Low-level input voltage.8 V IOH High-level output current ma IOL Low-level output current ma TA Operating free-air temperature 7 C electrical characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIK Input clamp voltage VCC =.7 V, II = 8 ma. V VOH High-level output voltage VCC =.7 V, IOH = ma. V VOL Low-level output voltage VCC =.7 V, IOL = ma. V IOZ Off-state (high-impedance-state) impedance output current VCC =.7 V VO =. V VO =. V II Input current at maximum input voltage VCC =. V, VI = 7 V. ma IIH High-level input current VCC =. V, VI =.7 V µa IIL Low-level input current VCC =. V, VI =. V.6 ma IOS Short-circuit output current VCC =. V ma ICC Supply current VCC =. V, All outputs disabled 8 ma All typical values are at VCC = V and TA = C. Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second. µa POST OFFICE BOX 6 DALLAS, TEXAS 76

AM6LS SLLSG JANUARY 979 REVISED FEBRUARY switching characteristics, V CC = V, T A = C (see Figure ) tplh tphl tpzh tpzl tphz tplz PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Propagation delay time, low-to-high-level output CL =pf pf, S and S open Propagation delay time, high-to-low-level output ns Output enable time to high level RL = 7 Ω CL =pf Output enable time to low level RL = 8 Ω 7 ns Output disable time from high level CL =pf pf, S and S closed Output disable time from low level ns Output-to-output skew CL = pf, S and S open 6 ns PARAMETER MEASUREMENT INFORMATION Test Point VCC Input A (see Notes B and C). V. V tplh tphl V V From Output Under Test CL (see Note A) 7 Ω S S 8 Ω Output Y Output Z tphl Skew. V Skew tplh. V VOH VOL VOH VOL PROPAGATION DELAY TIMES AND SKEW TEST CIRCUIT Enable G (see Note D) Enable G. V See Note D. V V V Waveform (see Note E) tpzl S Closed S Open tpzh. V. V tplz tphz S Closed S Closed. V. V VOL Waveform (see Note E) S Open S Closed. V V ENABLE AND DISABLE TIME WAVEFORMS. V S Closed S Closed VOH. V NOTES: A. B. CL includes probe and jig capacitance. All input pulses are supplied by generators having the following characteristics: PRR MHz, ZO Ω, tr ns, tf 6 ns. C. When measuring propagation delay times and skew, switches S and S are open. D. Each enable is tested separately. E. Waveform is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform is for an output with internal conditions such that the output is high except when disabled by the output control. Figure. Test Circuit and Voltage Waveforms POST OFFICE BOX 6 DALLAS, TEXAS 76

AM6LS TYPICAL CHARACTERISTICS SLLSG JANUARY 979 REVISED FEBRUARY OUTPUT VOLTAGE ENABLE G INPUT VOLTAGE ÎÎÎ Load = 7 Ω to GND Î VCC =. V ÎÎÎ TA = C See Note A VCC = V OUTPUT VOLTAGE ENABLE G INPUT VOLTAGE ÎÎÎ VCC = V ÎÎÎ Load = 7 Ω to GND See Note A TA = 7 C Y Output Voltage V Î VCC =.7 V Y Output Voltage V Î TA = C TA = C VI Enable G Input Voltage V VI Enable G Input Voltage V Figure Figure 6 OUTPUT VOLTAGE ENABLE G INPUT VOLTAGE VCC =. V 6 OUTPUT VOLTAGE ENABLE G INPUT VOLTAGE Output Voltage V VCC = V VCC =.7 V ÎÎ Load = 7 Ω to VCC ÎÎ TA = C See Note B Output Voltage V Î TA = 7 C TA = C ÎÎÎ TA = C VCC = V ÎÎÎ Load = 7 Ω to VCC See Note B VI Enable G Input Voltage V VI Enable G Input Voltage V Figure Figure NOTES: A. The A input is connected to VCC during testing of the Y outputs and to ground during testing of the Z outputs. B. The A input is connected to ground during testing of the Y outputs and to VCC during testing of the Z outputs. POST OFFICE BOX 6 DALLAS, TEXAS 76

AM6LS SLLSG JANUARY 979 REVISED FEBRUARY TYPICAL CHARACTERISTICS High-Level Output Voltage V H HIGH-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE VCC = V See Note A Î IOH = ma Î IOH = ma 7 H High-Level Output Voltage V HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT VCC =. V Î VCC =.7 V VCC = V TA = C See Note A 6 8 TA Free-Air Temperature C IOH High-Level Output Current ma Figure 6 Figure 7 Low-Level Output Voltage V L Î VCC = V IOL = ma Î..... See Note B LOW-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE L Low-Level Output Voltage V.9.8.7.6..... LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT TA = C See Note B VCC =.7 V Î VCC =. V 7 TA Free-Air Temperature C Figure 8 6 8 IOL Low-Level Output Current ma Figure 9 NOTES: A. The A input is connected to VCC during testing of the Y outputs and to ground during testing of the Z outputs. B. The A input is connected to ground during testing of the Y outputs and to VCC during testing of the Z inputs. 6 POST OFFICE BOX 6 DALLAS, TEXAS 76

AM6LS TYPICAL CHARACTERISTICS SLLSG JANUARY 979 REVISED FEBRUARY Y Output Voltage V No Load TA = C Y OUTPUT VOLTAGE DATA INPUT VOLTAGE Î VCC =. V VCC = V Î VCC =.7 V Y Output Voltage V No Load TA = C Y OUTPUT VOLTAGE DATA INPUT VOLTAGE TA = 7 C TA = C VI Data Input Voltage V Figure VI Data Input Voltage V Figure POST OFFICE BOX 6 DALLAS, TEXAS 76 7

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 6 Dallas, Texas 76 Copyright, Texas Instruments Incorporated