DATA SHEET. TSA GHz Bidirectional I 2 C-bus controlled synthesizer INTEGRATED CIRCUITS

Similar documents
DATA SHEET. TSA5515T 1.3 GHz bi-directional I 2 C-bus controlled synthesizer INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. TDA7010T FM radio circuit. Product specification File under Integrated Circuits, IC01

DATA SHEET. TDA8578 Dual common-mode rejection differential line receiver INTEGRATED CIRCUITS Dec 15

DATA SHEET. SAA7157 Clock signal generator circuit for digital TV systems (SCGC) INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. TDA7021T FM radio circuit for MTS. Product specification File under Integrated Circuits, IC01

DATA SHEET. TDA7053A Stereo BTL audio output amplifier with DC volume control INTEGRATED CIRCUITS Nov 09

INTEGRATED CIRCUITS DATA SHEET. TDA7073A/AT Dual BTL power driver. Product specification File under Integrated Circuits, IC01

DATA SHEET. TDA bit analog-to-digital converter with multiplexer and clamp INTEGRATED CIRCUITS Aug 20

INTEGRATED CIRCUITS DATA SHEET. TDA5332T Double mixer/oscillator for TV and VCR tuners. Preliminary specification File under Integrated Circuits, IC02

DATA SHEET. TDA1579 TDA1579T Decoder for traffic warning (VWF) radio transmissions INTEGRATED CIRCUITS

DATA SHEET. TEA0677T Dual pre-amplifier and equalizer for reverse tape decks INTEGRATED CIRCUITS

DATA SHEET. TDA8809T Radial error signal processor for compact disc players INTEGRATED CIRCUITS

DATA SHEET. TDA3840 TV IF amplifier and demodulator with TV signal identification INTEGRATED CIRCUITS

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

DATA SHEET. TDA8415 TV and VTR stereo/dual sound processor with integrated filters and I 2 C-bus control INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. TDA8425 Hi-fi stereo audio processor; I 2 C-bus. Product specification File under Integrated Circuits, IC02

INTEGRATED CIRCUITS DATA SHEET. TDA8424 Hi-Fi stereo audio processor; I 2 C-bus. Product specification File under Integrated Circuits, IC02

INTEGRATED CIRCUITS DATA SHEET. TBA120U Sound I.F. amplifier/demodulator for TV. Product specification File under Integrated Circuits, IC02

DATA SHEET. UMA1014 Low-power frequency synthesizer for mobile radio communications INTEGRATED CIRCUITS

Class AB stereo headphone driver

DATA SHEET. TDA bit high-speed analog-to-digital converter INTEGRATED CIRCUITS Aug 26

INTEGRATED CIRCUITS DATA SHEET. TDA8732 NICAM-728 demodulator (NIDEM) Product specification File under Integrated Circuits, IC02

DATA SHEET. TDA2546A Quasi-split-sound circuit with 5,5 MHz demodulation INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. TDA1545A Stereo continuous calibration DAC. Preliminary specification File under Integrated Circuits, IC01

INTEGRATED CIRCUITS DATA SHEET. TDA8395 SECAM decoder. Preliminary specification File under Integrated Circuits, IC02

INTEGRATED CIRCUITS DATA SHEET. TDA3810 Spatial, stereo and pseudo-stereo sound circuit. Product specification File under Integrated Circuits, IC02

2.6GHz Bidirectional I 2 C BUS Controlled Synthesiser

INTEGRATED CIRCUITS DATA SHEET. TDA x 1 W portable/mains-fed stereo power amplifier. Product specification File under Integrated Circuits, IC01

INTEGRATED CIRCUITS DATA SHEET. TEA5591 AM/FM radio receiver circuit. Product specification File under Integrated Circuits, IC01

INTEGRATED CIRCUITS DATA SHEET. TEA5591A AM/FM radio receiver circuit. Product specification File under Integrated Circuits, IC01

INTEGRATED CIRCUITS DATA SHEET. TDA3803A Stereo/dual TV sound decoder circuit. Product specification File under Integrated Circuits, IC02

INTEGRATED CIRCUITS DATA SHEET. TDA1074A Dual tandem electronic potentiometer circuit. Product specification File under Integrated Circuits, IC01

INTEGRATED CIRCUITS DATA SHEET. TDA1521A 2 x 6 W hi-fi audio power amplifier. Product specification File under Integrated Circuits, IC01

DATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. TDA1596 IF amplifier/demodulator for FM radio receivers. Product specification File under Integrated Circuits, IC01

INTEGRATED CIRCUITS DATA SHEET. TDA1526 Stereo-tone/volume control circuit. Product specification File under Integrated Circuits, IC01

INTEGRATED CIRCUITS DATA SHEET. TDA1029 Signal-sources switch. Product specification File under Integrated Circuits, IC01

INTEGRATED CIRCUITS DATA SHEET. TEA1039 Control circuit for switched-mode power supply. Product specification File under Integrated Circuits, IC02

INTEGRATED CIRCUITS DATA SHEET. TDA1541 Dual 16-bit DAC. Product specification File under Integrated Circuits, IC01

DATA SHEET. TDA4852 Horizontal and vertical deflection controller for autosync monitors INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. TDA1554Q 4 x 11 W single-ended or 2 x 22 W power amplifier. Product specification File under Integrated Circuits, IC01

DATA SHEET. SEN6A39 80-COLUMN driver for dot-matrix STN LCD. data sheet (v3) 2005 Oct 20

DATA SHEET. TEA6850 IF filter / amplifier / demodulator for FM radio receivers INTEGRATED CIRCUITS

DATA SHEET. TDA7052B Mono BTL audio amplifier with DC volume control INTEGRATED CIRCUITS. Product specification Supersedes data of 1996 May 28

DATA SHEET. TDA5732M Low power VHF, UHF mixer/oscillator for TV and VCR 2-band tuners. Philips Semiconductors INTEGRATED CIRCUITS.

DATA SHEET. TDA4851 Horizontal and vertical deflection controller for VGA/XGA and autosync monitors INTEGRATED CIRCUITS

DATA SHEET. TDA7056B 5 W mono BTL audio amplifier with DC volume control INTEGRATED CIRCUITS Aug 15

DATA SHEET. TDA7057AQ 2 x 5 W stereo BTL audio output amplifier with DC volume control INTEGRATED CIRCUITS Nov 08

DATA SHEET. 74LV86 Quad 2-input EXCLUSIVE-OR gate. Philips Semiconductors INTEGRATED CIRCUITS. Product specification January 1996 IC24

DATA SHEET. TDA1558Q 2 x 22 W or 4 x 11 W single-ended car radio power amplifier INTEGRATED CIRCUITS

DATA SHEET. TDA1553CQ 2 22 W stereo BTL car radio power amplifier with loudspeaker protection and 3-state mode switch INTEGRATED CIRCUITS.

DATA SHEET. TDA1556Q 2 x 22 W stereo BTL differential amplifier with speaker protection and dynamic distortion detector INTEGRATED CIRCUITS

DATA SHEET. TDA8722 I 2 C-bus programmable modulator for negative video modulation and FM sound. Philips Semiconductors INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. TDA9800 VIF-PLL demodulator and FM-PLL detector. Preliminary specification File under Integrated Circuits, IC02

DATA SHEET. TDA1519A 22 W BTL or 2 x 11 W stereo car radio power amplifier INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. TDA1308; TDA1308A Class AB stereo headphone driver. Product specification Supersedes data of 2002 Feb 27.

DISCRETE SEMICONDUCTORS DATA SHEET. BF840 NPN medium frequency transistor. Product specification Supersedes data of 1999 Apr 12.

DATA SHEET. TDA1514A 50 W high performance hi-fi amplifier INTEGRATED CIRCUITS. May Product specification File under Integrated Circuits, IC01

INTEGRATED CIRCUITS DATA SHEET. TDA1552Q 2 x 22 W BTL stereo car radio power amplifier. Product specification File under Integrated Circuits, IC01

PINNING - SOT428 PIN CONFIGURATION SYMBOL

DATA SHEET. TDA1516BQ 24 W BTL or 2 x 12 watt stereo car radio power amplifier INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET. TEA5594 AM/FM radio receiver circuit. Product specification File under Integrated Circuits, IC01

DATA SHEET. BCW31; BCW32; BCW33 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2000 Jul 04

INTEGRATED CIRCUITS DATA SHEET. TDA8349A Multistandard IF amplifier and demodulator. Product specification File under Integrated Circuits, IC02

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT2369 NPN switching transistor. Product specification Supersedes data of 1999 Apr 27.

DATA SHEET. TDA8510J 26 W BTL and 2 13 W SE power amplifiers INTEGRATED CIRCUITS May 18

DATA SHEET. PEMD12; PUMD12 NPN/PNP resistor-equipped transistors; R1 = 47 kω,r2=47kω DISCRETE SEMICONDUCTORS

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

DATA SHEET. PMBT5401 PNP high-voltage transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 15.

DATA SHEET. PBSS4240T 40 V; 2 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul 13

DISCRETE SEMICONDUCTORS DATA SHEET M3D088. PBSS5120T 20 V, 1 A PNP low V CEsat (BISS) transistor. Product specification 2003 Sep 29

DATA SHEET. PIMH9; PUMH9; PEMH9 NPN/NPN resistor-equipped transistors; R1 = 10 kω,r2=47kω DISCRETE SEMICONDUCTORS

DISCRETE SEMICONDUCTORS DATA SHEET. PMMT491A NPN BISS transistor. Product specification Supersedes data of 2001 Jun 11.

TDA3603 Multiple voltage regulator with switch

INTEGRATED CIRCUITS. 74ABT125 Quad buffer (3-State) Product specification Supersedes data of 1996 Mar 05 IC23 Data Handbook.

DATA SHEET. PEMD2; PIMD2; PUMD2 NPN/PNP resistor-equipped transistors; R1 = 22 kω,r2=22kω DISCRETE SEMICONDUCTORS

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DISCRETE SEMICONDUCTORS DATA SHEET. PMBTA64 PNP Darlington transistor. Product specification Supersedes data of 2002 Nov 07.

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 25 V Very low on-state resistance Fast switching

DATA SHEET. BCW71; BCW72 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 1997 Mar 06.

LM219/LM319 Dual voltage comparator INTEGRATED CIRCUITS. Product data Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook

SA620 Low voltage LNA, mixer and VCO 1GHz

Quadruple filter DAC

2.9 GHz PLL for SAT TV Tuner with UNi-Bus. 14 bit Shift Reg. 15 bit Latch LOCK. SET 15/14 bit counter. Phase detector

INTEGRATED CIRCUITS. 74LVC V Parallel printer interface transceiver/buffer. Product specification 1995 Nov 10 IC24 Low Voltage Handbook

DATA SHEET. TDA8571J 4 x 40 W BTL quad car radio power amplifier INTEGRATED CIRCUITS Mar 13

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)

INTEGRATED CIRCUITS. PCA channel I 2 C multiplexer and interrupt logic. Product data Supersedes data of 2001 May 07.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. 74ABT32 Quad 2-input OR gate. Product specification 1995 Sep 22 IC23 Data Handbook

DATA SHEET. TDA8547TS W BTL audio amplifier with output channel switching INTEGRATED CIRCUITS

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74LVC273 Octal D-type flip-flop with reset; positive-edge trigger

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. 74ABT04 Hex inverter. Product specification 1995 Sep 18 IC23 Data Handbook

74ABT bit buffer/line driver, non-inverting (3-State)

BFG520; BFG520/X; BFG520/XR

CBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion

INTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13

Transcription:

INTEGRTED CIRCUITS DT SHEET TS5512 1.3 GHz Bidirectional I 2 C-bus controlled synthesizer File under Integrated Circuits, IC02 October 1992

FETURES Complete 1.3 GHz single chip system Low power 5 V, 35 m I 2 C-bus programming In-lock flag Varicap drive disable Low radiation ddress selection for Picture-In-Picture (PIP), DBS tuner (3 addresses) nalog-to-digital converter 8 bus controlled ports (6 for TS5512T), 8 open collector outputs (4 bidirectional) Power-down flag PPLICTIONS TV tuners VCR Tuners DESCRIPTION The TS5512 is a single chip PLL frequency synthesizer designed for TV tuning systems. Control data is entered via the I 2 C-bus; five serial bytes are required to address the device, select the oscillator frequency, programme the eight output ports and set the charge-pump current. Four of these ports can also be used as input ports (three general purpose I/O ports, one DC). Digital information concerning those ports can be read out of the TS5512 on the SD line (one status byte) during a RED operation. flag is set when the loop is in-lock and is read during a RED operation. The device has one fixed I 2 C-bus address and 3 programmable addresses, programmed by applying a specific voltage on Port 3. The phase comparator operates at 7.8125 khz when a 4 MHz crystal is used. ORDERING INFORMTION EXTENDED TYPE PCKGE NUMBER PINS PIN POSITION MTERIL CODE TS5512 18 DIL plastic SOT102 (1) TS5512T 16 SO plastic SOT109 (2) TS5512T 20 SO plastic SOT163 (3) TS5512M 20 SSOP plastic SOT266 (4) Note 1. SOT102-1; 1996 December 5. 2. SOT109-1; 1996 December 5. 3. SOT163-1; 1996 December 5. 4. SOT266-1; 1996 December 5. October 1992 2

QUICK REFERENCE DT SYMBOL PRMETER MIN. TYP. MX. UNIT V CC supply voltage 5 V I CC supply current 35 m fr frequency range 64 1300 MHz V I input voltage level 80 MHz to 150 MHz 12 300 mv 150 MHz to 1 GHz 9 300 mv 1 GHz to 1.3 GHz 40 300 mv f XTL crystal oscillator frequency 3.2 4.0 4.48 MHz I O open-collector output current 5 m T amb operating ambient temperature range 10 +80 C T stg IC storage temperature range 40 +150 C October 1992 3

1.3 GHz Bidirectional I 2 C-bus controlled synthesizer TS5512 Fig.1 Block diagram. October 1992 4

Fig.2 Pin configuration for SOT102. Fig.3 Pin configuration for SOT109. Fig.4 Pin configuration for SOT163/SOT266. October 1992 5

PINNING PIN SYMBOL DESCRIPTION SOT102 SOT109 SOT163 SOT266 PD 1 1 1 charge-pump output Q1 2 2 2 crystal oscillator input 1 Q2 3 3 3 crystal oscillator reference voltage n.c. 4 not connected SD 4 4 5 serial data input/output SCL 5 5 6 serial clock input P7 6 6 7 port output/input (general purpose) n.c. 8 not connected P6 7 7 9 port output/input for general purpose DC P5 8 8 10 port output/input (general purpose) P4 9 9 11 port output/input (general purpose) P3 10 10 12 port output/input for address selection P2 11 11 13 port output P1 12 14 port output P0 13 15 port output V CC 14 12 16 voltage supply RF IN1 15 13 17 UHF/VHF signal input 1 RF IN2 16 14 18 UHF/VHF signal input 2 (decoupled) V EE 17 15 19 ground UD 18 16 20 drive output FUNCTIONL DESCRIPTION The TS5512 is controlled via the two-wire I 2 C-bus. For programming, there is one module address (7 bits) and the R/W bit for selecting RED or WRITE mode. WRITE mode: R/W = 0 (see Table 1) fter the address transmission (first byte), data bytes can be sent to the device. Four data bytes are required to fully program the TS5512. The bus transceiver has an auto-increment facility which permits the programming of the TS5512 within one single transmission (address + 4 data bytes). The TS5512 can also be partially programmed on the condition that the first data byte following the address is byte 2 or byte 4. The meaning of the bits in the data bytes is given in Table 1. The first bit of the first data byte transmitted indicates whether frequency data (first bit = 0) or charge pump and port information (first bit = 1) will follow. Until an I 2 C-bus STOP condition is sent by the controller, additional data bytes can be entered without the need to re-address the device. This allows a smooth frequency sweep for fine tuning or FC purpose. t power-on the ports are set to the high impedance state. The 7.8125 khz reference frequency is obtained by dividing the output of the 4 MHz crystal oscillator by 512. Because the input of UHF/VHF signal is first divided by 8 the step size is 62.5 khz. 3.2 MHz crystal can offer step sizes of 50 khz. October 1992 6

Table 1 Write data format MSB LSB ddress 1 1 0 0 0 M1 M0 0 byte 1 Programmable 0 N14 N13 N12 N11 N10 N9 N8 byte 2 divider Programmable N7 N6 N5 N4 N3 N2 N1 N0 byte 3 divider Charge-pump 1 CP T1 T0 1 1 1 OS byte 4 and test bits Output ports control bits P7 P6 P5 P4 P3 P2 P1* P0* byte 5 Note to Table 1 * not valid for TS5512T M1,MO programmable address bits (see Table 4) acknowledge bit N14 to N0 programmable divider bits N = N14 2 14 + N13 2 13 +... +N1 2 1 + NO CP charge-pump current CP = 0 50 µ CP = 1 220 µ P7 to P0 = 1 open-collector output is active P7 to P0 = 0 outputs are in high impedance state T1, T0, OS = 0 0 0 normal operation T1 = 1 P6 = f ref, P7 = f DIV T0 = 1 3-state charge-pump OS = 1 operational amplifier output is switched off (varicap drive disable) October 1992 7

RED mode: R/W = 1 (see Table 2) Data can be read out of the TS5512 by setting the R/W bit to 1. fter the slave address has been recognized, the TS5512 generates an acknowledge pulse and the first data byte (status word) is transferred on the SD line (MSB first). Data is valid on the SD line during a high position of the SCL clock signal. second data byte can be read out of the TS5512 if the processor generates an acknowledge on the SD line. End of transmission will occur if no acknowledge from the processor occurs. The TS5512 will then release the data line to allow the processor to generate a STOP condition. When ports P3 to P7 are used as inputs, they must be programmed in their high-impedance state. The POR flag (power-on reset) is set to 1 when V CC goes below 3 V and at power-on. It is reset when an end of data is detected by the TS5512 (end of a RED sequence). Control of the loop is made possible with the in-lock flag FL which indicates (FL = 1) when the loop is phase-locked. The bits I2, I1 and I0 represent the status of the I/O ports P7, P5 and P4 respectively. logic 0 indicates a LOW level and a logic 1 a HIGH level (TTL levels). built-in 5-level DC is available on I/O port P6. This converter can be used to feed FC information to the controller from the IF section of the television as illustrated in the typical application circuit (Fig.8). The relationship between bits 2, 1 and 0 and the input voltage on port P6 is given in Table 3. Table 2 Read data format MSB LSB ddress 1 1 0 0 0 M1 M0 1 byte 1 Status byte POR FL I2 I1 I0 2 1 0 byte 2 Note to Table 2 POR power-on reset flag. (POR = 1 on power-on) FL in-lock flag (FL = 1 when the loop is phase-locked) I2, I1, I0 digital information for I/O ports P7, P5 and P4 respectively 2, 1 0 digital outputs of the 5-level DC. ccuracy is 1/2 LSB (see Table 3) MSB is transmitted first ddress selection The module address contains programmable address bits (M1 and M0) which together with the I/O port P3 offers the possibility of having several synthesizers (up to 3) in one system. The relationship between M1 and M0 and the input voltage I/O port P3 is given in Table 4 October 1992 8

Table 3 DC levels VOLTGE PPLIED ON THE PORT P6 2 1 0 0.6 V CC to 13.5 V 1 0 0 0.45 V CC to 0.6 V CC 0 1 1 0.3 V CC to 0.45 V CC 0 1 0 0.15 V CC to 0.3 V CC 0 0 1 0 to 0.15 V CC 0 0 0 Table 4 ddress selection M1 M0 VOLTGE PPLIED ON PORT P3 0 0 0 to 0.1 V CC 0 1 always valid 1 0 0.4 to 0.6 V CC 1 1 0.9 V CC to 13.5 V LIMITING VLUES In accordance with bsolute Maximum Rating System (IEC 134); all pin numbers refer to DIL18 version SYMBOL PRMETER MIN. MX. UNIT V CC supply voltage 0.3 6 V V 1 charge-pump output voltage 0.3 V CC V V 2 crystal (Q1) input voltage 0.3 V CC V V 4 serial data input/output voltage 0.3 6 V V 5 serial clock input voltage 0.3 6 V V 6-13 P7 to P0 input/output voltage 0.3 +16 V V 15 prescaler input voltage 0.3 V CC V V 18 drive output voltage 0.3 V CC V I 6-13 P7 to P0 output current (open collector) 1 15 m I 4 SD output current (open collector) 1 5 m T stg IC storage temperature range 40 +150 C T j maximum junction temperature 150 C THERML RESISTNCE R th j-a SYMBOL PRMETER THERML RESISTNCE from junction to ambient in free air DIL18 80 K/W SO16 110 K/W SO20 80 K/W SSOP20 120 K/W October 1992 9

CHRCTERISTICS V CC = 5V;T amb = 25 C, unless otherwise specified ll pin numbers refer to DIL18 version SYMBOL PRMETER CONDITIONS MIN. TYP. MX. UNIT Functional range V CC supply voltage range 4.5 5.5 V T amb operating ambient 10 +80 C temperature range f input frequency 64 1300 MHz N divider 256 32767 I CC supply current 25 35 50 m f XTL crystal oscillator frequency range crystal series resonance resistance 150 Ω 3.2 4.0 4.48 MHz Z I input impedance (pin 2) 480 400 320 Ω input level V CC = 4.5 V to 5.5 V; T amb = 10 to +80 C; see typical sensitivity curve Fig.6 f = 80 to 150 MHz 12/ 25 300/2.6 mv/dbm f = 150 to 1000 MHz 9/ 28 300/2.6 mv/dbm f = 1000 to 1300 MHz 40/ 15 300/2.6 mv/dbm R I prescaler input resistance 50 Ω (see Fig.7) C I input capacitance 2 pf Output ports (open collector) P0 to P7 (see note 1) I LO output leakage current V O = 13.5 V 10 µ V OL LOW level output voltage I OL = 5 m; note 2 0.7 V Input port P3 I OH HIGH level input current V OH = 13.5 V 10 µ I OL LOW level input current V OL = 0 V 10 µ Input ports P4, P5 and P7 V IL LOW level input voltage 0.8 V V IH HIGH level input voltage 2.7 V I IH HIGH level input current V IH = 13.5 V 10 µ I IL LOW level input current V IL = 0 V 10 µ Input port P6 I IH HIGH level input current V IH = 13.5 V 10 µ I IL LOW level input current V IL = 0 V 10 µ SCL and SD inputs V IH HIGH level input voltage 3.0 5.5 V V IL LOW level input voltage 1.5 V October 1992 10

SYMBOL PRMETER CONDITIONS MIN. TYP. MX. UNIT SCL and SD inputs I IH HIGH level input current V IH = 5 V; V CC = 0 V 10 µ V IH = 5 V; V CC = 5 V 10 µ I IL LOW level input current V IL = 0V;V CC = 0 V 10 µ V IL = 0V;V CC = 5 V 10 µ Output SD (pin 4; open collector) I LO output leakage current V O = 5.5 V 10 µ V O output voltage I O = 3 m 0.4 V Charge-pump output PD (pin 1) I OH HIGH level output current CP = 1 90 220 300 µ (absolute value) I OL LOW level output current CP = 0 22 50 75 µ (absolute value) V 1 output voltage in-lock 1.5 2.5 V I 1leak off-state leakage current T0 = 1 5 5 n Operational amplifier output UD (test mode T0 = 1) V 18 output voltage V IL = 0 V 100 mv V 18 output voltage when OS = 1; V IL = 2 V 200 mv switched-off G operational amplifier current gain; I 18 /(I 1 - I 1leak ) OS = 0; V IL = 2 V; I 18 = 10 µ 2000 Notes to the characteristics 1. When a port is active, the collector voltage must not exceed 6 V. 2. Measured with all open-collector ports active. October 1992 11

1.3 GHz Bidirectional I 2 C-bus controlled synthesizer TS5512 Fig.5 Typical application (DIL18). October 1992 12

Fig.6 Prescaler typical input sensitivity curve; V CC = 4.5 to 5.5 V; T amb = 10 to +80 C. Fig.7 Prescaler Smith chart of typical input impedance; V CC = 5 V; reference value = 50 Ω. October 1992 13

FLOCK FLG DEFINITION (FL) When the FL flag is 1, the maximum frequency deviation ( f) from stable frequency can be expressed as follows: f = ± ( K VCO K O ) I CP ( C1 + C2) ( C1 C2) Where: K VCO = oscillator slope (Hz/V) I CP = charge-pump current () K O = 4 10E6 C1 and C2 = loop filter capacitors (see Fig.8) Fig.8 Loop filter. FLOCK FLG PPLICTION K VCO = 16 MHz/V (UHF band) I CP = 220 m C1 = 180 nf C2 = 39 nf f = ± 27.5 khz. Table 5 Flock flag settings MIN. MX. UNIT Time span between actual phase lock and FL-flag setting 1024 1152 µs Time span between the loop losing lock and FL-flag resetting 0 128 µs October 1992 14

PCKGE OUTLINE DIP18: plastic dual in-line package; 18 leads (300 mil) SOT102-1 D M E seating plane 2 L 1 Z 18 e b 10 b 1 b 2 w M c (e ) 1 M H pin 1 index E 1 9 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT 1 2 (1) (1) (1) max. b 1 b 2 c D E e L M Z min. max. b e 1 M E H w max. 1.40 0.53 1.40 0.32 21.8 6.48 3.9 8.25 9.5 mm 4.7 0.51 3.7 2.54 7.62 0.254 0.85 1.14 0.38 1.14 0.23 21.4 6.20 3.4 7.80 8.3 inches 0.19 0.020 0.15 0.055 0.044 0.021 0.015 0.055 0.044 0.013 0.009 0.86 0.84 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.26 0.24 0.10 0.30 0.15 0.13 0.32 0.31 0.37 0.33 0.01 0.033 OUTLINE VERSION REFERENCES IEC JEDEC EIJ EUROPEN PROJECTION ISSUE DTE SOT102-1 93-10-14 95-01-23 October 1992 15

SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E X c y H E v M Z 16 9 Q 2 1 ( ) 3 pin 1 index θ L p 1 8 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 1.75 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.25 0.10 0.069 0.010 0.004 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 10.0 9.8 0.39 0.38 4.0 3.8 0.16 0.15 1.27 0.050 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 6.2 5.8 0.244 0.228 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.020 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC EIJ EUROPEN PROJECTION ISSUE DTE SOT109-1 076E07S MS-012C 95-01-23 97-05-22 October 1992 16

SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 D E X c y H E v M Z 20 11 Q 2 1 ( ) 3 pin 1 index L L p θ 1 e b p 10 w M detail X 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 2.65 0.10 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.30 0.10 0.012 0.004 2.45 2.25 0.096 0.089 0.25 0.01 0.49 0.36 0.019 0.014 0.32 0.23 0.013 0.009 13.0 12.6 0.51 0.49 7.6 7.4 0.30 0.29 1.27 0.050 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 10.65 10.00 0.419 0.394 1.4 0.055 1.1 0.4 0.043 0.016 1.1 1.0 0.043 0.039 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.9 0.4 o 8 o 0.035 0 0.016 OUTLINE VERSION REFERENCES IEC JEDEC EIJ EUROPEN PROJECTION ISSUE DTE SOT163-1 075E04 MS-013C 95-01-24 97-05-22 October 1992 17

SSOP20: plastic shrink small outline package; 20 leads; body width 4.4 mm SOT266-1 D E X c y H E v M Z 20 11 Q pin 1 index 2 1 ( ) 3 θ 1 10 w M e b p L detail X L p 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z max. mm 1.5 0.15 0 1.4 1.2 0.25 0.32 0.20 0.20 0.13 6.6 6.4 4.5 4.3 6.6 0.75 0.65 0.65 1.0 0.2 6.2 0.45 0.45 0.13 0.1 0.48 0.18 θ o 10 o 0 Note 1. Plastic or metal protrusions of 0.20 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC EIJ EUROPEN PROJECTION ISSUE DTE SOT266-1 90-04-05 95-02-25 October 1992 18

1.3 GHz Bidirectional I 2 C-bus controlled synthesizer TS5512 SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. more in-depth account of soldering ICs can be found in our IC Package Databook (order code 9398 652 90011). DIP SOLDERING BY DIPPING OR BY WVE The maximum permissible temperature of the solder is 260 C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (T stg max ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. REPIRING SOLDERED JOINTS pply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 C, contact may be up to 5 seconds. SO and SSOP REFLOW SOLDERING Reflow soldering techniques are suitable for all SO and SSOP packages. Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 C. WVE SOLDERING Wave soldering is not recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices. If wave soldering cannot be avoided, the following conditions must be observed: double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used. The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end. Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1). During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Maximum permissible solder temperature is 260 C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 C within 6 seconds. Typical dwell time is 4 seconds at 250 C. mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. REPIRING SOLDERED JOINTS Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 C. October 1992 19

DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications. Limiting values Limiting values given are in accordance with the bsolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. pplication information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT PPLICTIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. PURCHSE OF PHILIPS I 2 C COMPONENTS Purchase of Philips I 2 C components conveys a license under the Philips I 2 C patent to use the components in the I 2 C system provided the system conforms to the I 2 C specification defined by Philips. This specification can be ordered using the code 9398 393 40011. October 1992 20

This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.