ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

Similar documents
ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

LOCO PLL CLOCK MULTIPLIER. Features

LOCO PLL CLOCK MULTIPLIER. Features

ICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS501 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

MK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

NETWORKING CLOCK SYNTHESIZER. Features

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2)

FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER. Features VDD PLL1 PLL2 GND

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

ICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET

PCI-EXPRESS CLOCK SOURCE. Features

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND

LOW PHASE NOISE CLOCK MULTIPLIER. Features

MK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

Features VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

ICS276 TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

MK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

MK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS507-01/02 PECL Clock Synthesizer

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

ICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET

3.3 VOLT FRAME RATE COMMUNICATIONS PLL MK1574. Features. Description. Block Diagram DATASHEET

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

PT7C4502 PLL Clock Multiplier

ICS7152A SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram. Product Lineup DATASHEET

ICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET

MK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts

MK AMD GEODE GX2 CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

MK3721 LOW COST 16.2 TO 28 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET. MK3721D is recommended for new designs.

3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET

ICS PLL BUILDING BLOCK

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA

ICS663 PLL BUILDING BLOCK

CLOCK DISTRIBUTION CIRCUIT. Features

ICS Glitch-Free Clock Multiplexer

NB3N502/D. 14 MHz to 190 MHz PLL Clock Multiplier

FEATURES 2:1 single-ended multiplexer Q nominal output impedance: 15Ω (V DDO BLOCK DIAGRAM PIN ASSIGNMENT 2:1, SINGLE-ENDED MULTIPLEXER ICS83052I

ICS83056I-01. General Description. Features. Block Diagram. Pin Assignment 6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01

1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio

ICS83021I. Features. General Description. Pin Assignment. Block Diagram 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR

ICS Pin Configuration. Features/Benefits. Specifications. Block Diagram DATASHEET LOW EMI, SPREAD MODULATING, CLOCK GENERATOR.

Addr FS2:0. Addr FS2:0

Features. 1 CE Input Pullup

FemtoClock Crystal-to-LVDS Clock Generator

Features. Applications

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

Low-Cost Notebook EMI Reduction IC. Applications. Modulation. Phase Detector

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

ICS83032I 75MHZ, 3 RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS. 75MHZ, 3RD OVERTONE Integrated OSCILLATOR W/DUAL ICS83032I

Features. Applications

PL XIN CLK XOUT VCON. Xtal Osc. Varicap. Low Phase Noise VCXO (17MHz to 36MHz) PIN CONFIGURATION FEATURES DESCRIPTION BLOCK DIAGRAM

Low-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz

PL600-27T CLK0 XIN/FIN 1. Xtal Osc CLK1 XOUT CLK2. Low Power 3 Output XO PIN ASSIGNMENT FEATURES DESCRIPTION CLK2 GND VDD FIN CLK0 SOT23-6L

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

BLOCK DIAGRAM PIN ASSIGNMENTS. 8302I-01 Datasheet. Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

MK DIFFERENTIAL SPREAD SPECTRUM CLOCK DRIVER. Features. Description. Block Diagram DATASHEET

Low-Power, 1.62V to 3.63V, 1MHz To 150MHz, 1:2 Fanout Buffer IC OE CLK1. DFN-6L (2.0 x 1.3 x 0.6mm) FIN CLK1

Transcription:

DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The name LOCO stands for Low Cost Oscillator, as it is designed to replace crystal oscillators in most electronic systems. Using Phase-Locked Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal to produce output clocks up to 160 MHz. Stored in the chip s ROM is the ability to generate six different multiplication factors, allowing one chip to output many common frequencies (see table on page 2). This product is intended for clock generation. It has low output jitter (variation in the output period), but input to output skew and jitter are not defined or guaranteed. For applications which require defined input to output skew, use the ICS570B. Features Packaged as 8-pin SOIC or die Pb (lead) free package IDT s lowest cost PLL clock Zero ppm multiplication error Easy to cascade with ICS5xx series Input crystal frequency of 5 27 MHz Input clock frequency of 2 50 MHz Output clock frequencies up to 190 MHz Low jitter 50 ps one sigma Compatible with all popular CPUs Duty cycle of 45/55 up to 160 MHz Operating voltages of 3.0 to 5.5 V 25 ma drive capability at TTL levels Industrial temperature version available Advanced, low-power CMOS process Block Diagram VDD S1, S0 X1/ICLK Crystal or Clock input X2 2 Crystal OScillator PLL Clock Multiplier Circuitry and ROM CLK REF GND IDT / ICS 1 ICS502 REV M 051310

Pin Assignment X1/ICLK 1 8 X2 VDD 2 7 S1 GND REF 3 4 6 5 S0 CLK 8 Pin (150 mil) SOIC Clock Decoding Table (MHz) S1 S0 CLK 0 0 x2 0 1 x5 M 0 x3 M 1 x3.33 1 0 x4 1 1 x2.5 Minimum input frequency for all selections is per table on page 3. 0 = connect directly to ground 1 = connect directly to VDD M = leave unconnected (floating) Common Output Frequency Examples (MHz) Output 20 25 30 32 33.33 37.5 40 48 50 54 60 Input 10 10 10 16 10 15 20 16 20 13.5 20 Selection (S1, S0) 0, 0 1, 1 M, 0 0, 0 M, 1 1, 1 0, 0 M, 0 1, 1 1, 0 M, 0 Output 64 66.66 72 75 80 81 90 100 108 120 135 Input 16 20 24 15 20 27 27 20 27 24 27 Selection (S1, S0) 1, 0 M, 1 M, 0 0, 1 1, 0 M, 0 M, 1 0, 1 1, 0 0, 1 0, 1 Pin Descriptions Pin Number Pin Name Pin Type Pin Description 1 XI/ICLK Input Crystal connection or clock input. 2 VDD Power Connect to +3.3 V or +5 V. 3 GND Power Connect to ground. 4 REF Output Buffered crystal oscillator output clock. 5 CLK Output Clock output per table above. 6 S0 Input Select 0 for output clock. Connect to GND or VDD. 7 S1 Input Select 1 for output clock. Connect to GND or VDD or float. 8 X2 Input Crystal connection. Leave unconnected for clock input. IDT / ICS 2 ICS502 REV M 051310

External Components Decoupling Capacitor As with any high-performance mixed-signal IC, the ICS502 must be isolated from system power supply noise to perform optimally. A decoupling capacitor of 0.01µF must be connected between VDD and GND. It must be connected close to the ICS502 to minimize lead inductance. No external power supply filtering is required for the ICS502. Series Termination Resistor A 33Ω terminating resistor can be used next to the CLK pin. The total on-chip capacitance is approximately 12 pf. A parallel resonant, fundamental mode crystal should be used. Crystal Load Capacitors The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors, if needed, must be connected from each of the pins X1 and X2 to ground. The value (in pf) of these crystal caps should equal (C L -12 pf)*2. In this equation, C L = crystal load capacitance in pf. Example: For a crystal with a 16 pf load capacitance, each crystal capacitor would be 8 pf [(16-12) x 2] = 8. Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS502. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Item Supply Voltage, VDD All Inputs and Outputs Ambient Operating Temperature (industrial) Ambient Operating Temperature (commercial) Storage Temperature Soldering Temperature Rating 7 V -0.5 V to VDD+0.5 V -40 to +85 C 0 to +70 C -65 to +150 C 260 C Recommended Operation Conditions Parameter Min. Typ. Max. Units Ambient Operating Temperature (commercial) 0 +70 C Ambient Operating Temperature (industrial) -40 +85 C Power Supply Voltage (measured in respect to GND) +3 +5.5 V IDT / ICS 3 ICS502 REV M 051310

DC Electrical Characteristics VDD=5.0 V ±5%, Ambient temperature -40 to +85 C, unless stated otherwise Parameter Symbol Conditions Min. Typ. Max. Units Operating Voltage VDD 3 5.5 V Input High Voltage, ICLK only V IH ICLK (pin 1) (VDD/2)+1 V Input Low Voltage, ICLK only V IL ICLK (pin 1) (VDD/2)-1 V Input High Voltage V IH OE (pin 7) 2 V Input Low Voltage V IL OE (pin 7) 0.8 V Input High Voltage V IH S0, S1 VDD-0.5 V Input Mid Voltage V IM S1 VDD/2 V Input Low Voltage V IL S0, S1 0.5 V Output High Voltage V OH I OH = -25 ma 2.4 V Output Low Voltage V OL I OL = 25 ma 0.4 V IDD Operating Supply Current, 20 MHz crystal No load, 100 MHz 20 ma Short Circuit Current CLK output +70 ma On-Chip Pull-up Resistor Pin 7 270 kω Input Capacitance, S1, S0, and OE Pins 4, 6, 7 4 pf IDT / ICS 4 ICS502 REV M 051310

AC Electrical Characteristics VDD = 5.0 V ±5%, Ambient Temperature -40 to +85 C, unless stated otherwise Parameter Symbol Conditions Min. Typ. Max. Units Input Frequency, crystal input F IN 5 27 MHz Input Frequency, clock input F IN 2 50 MHz Output Frequency, VDD = 4.5 to 5.5V F OUT 0 to +70 C 14 160 MHz Output Frequency, VDD = 3.0 to 3.6V -40 to +85 C 14 120 MHz Output Frequency, VDD = 4.5 to 5.5V F OUT +25 C 14 190 MHz Output Frequency, VDD = 3.0 to 3.6V +25 C 14 140 MHz Output Clock Rise Time t OR 0.8 to 2.0 V 1 ns Output Clock Fall Time t OF 2.0 to 8.0V 1 ns Output Clock Duty Cycle t OD 1.5V, up to 160 MHz 45 49-51 55 % PLL Bandwidth 10 khz Output Enable Time, OE high to 50 ns output on Output Disable Time, OE low to 50 ns tri-state Absolute Clock Period Jitter t ja Deviation from mean +70 ps One Sigma Clock Period Jitter t js 25 ps IDT / ICS 5 ICS502 REV M 051310

Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body) Package dimensions are kept current with JEDEC Publication No. 95 Millimeters Inches Symbol Min Max Min Max A 1.35 1.75 0.0532 0.0688 A1 1.10 0.25 0.0040 0.0098 B 0.33 0.51 0.013 0.020 Index C 0.19 0.25 0.0075 0.0098 Area D 4.80 5.00.1890.1968 E H E 3.80 4.00 0.1497 0.1574 e 1.27 Basic 0.050 Basic H 5.80 6.20 0.2284 0.2440 h 0.25 0.50 0.010 0.020 L 0.40 1.27 0.016 0.050 Pin 1 D h x 45 0 a 0 8 0 8 A Q e b Ordering Information c Part / Order Number Marking Shipping Packaging Package Temperature 502MLF 502MLF Tubes 8-pin SOIC 0 to +70 C 502MLFT 502MLF Tape and Reel 8-pin SOIC 0 to +70 C 502MILF 502MILF Tubes 8-pin SOIC -40 to +85 C 502MILFT 502MILF Tape and Reel 8-pin SOIC -40 to +85 C 502-DWF - Die on uncut, probed wafers 0 to +70 C 502-DPK - Tested die in waffle pack 0 to +70 C Parts that are ordered with an LF suffix to the part number are the Pb-free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments. IDT / ICS 6 ICS502 REV M 051310

Innovate with IDT and accelerate your future networks. Contact: www.idt.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support www.idt.com/go/clockhelp Corporate Headquarters Integrated Device Technology, Inc. www.idt.com 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA