Low-Noise Amplifiers

Similar documents
Mixer. General Considerations V RF VLO. Noise. nonlinear, R ON

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

BJT Circuits (MCQs of Moderate Complexity)

CIRF Circuit Intégré Radio Fréquence. Low Noise Amplifier. Delaram Haghighitalab Hassan Aboushady Université Paris VI

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

Application Note 1299

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

CIRF Circuit Intégré Radio Fréquence Low Noise Amplifier. Hassan Aboushady Université Paris VI

Designing of Low Power RF-Receiver Front-end with CMOS Technology

2.Circuits Design 2.1 Proposed balun LNA topology

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

Narrowband CMOS RF Low-Noise Amplifiers

Low Noise Amplifier Design

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers

RF Integrated Circuits

An 8mA, 3.8dB NF, 40dB Gain CMOS Front-End for GPS Applications

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

7. Low-Noise Amplifier Design

Design of a Low Noise Amplifier using 0.18µm CMOS technology

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

TWO AND ONE STAGES OTA

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

CMOS Design of Wideband Inductor-Less LNA

Analog and RF circuit techniques in nanometer CMOS

PROJECT ON MIXED SIGNAL VLSI

ABabcdfghiejklStanford University

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

AVoltage Controlled Oscillator (VCO) was designed and

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

Solid State Devices & Circuits. 18. Advanced Techniques

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

Design of CMOS LNA for Radio Receiver using the Cadence Simulation Tool

Radio-Frequency Circuits Integration Using CMOS SOI 0.25µm Technology

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

IC design for wireless system

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

65-nm CMOS, W-band Receivers for Imaging Applications

Advanced Operational Amplifiers

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

Low Flicker Noise Current-Folded Mixer

T. Taris, H. Kraïmia, JB. Begueret, Y. Deval. Bordeaux, France. 12/15-16, 2011 Lauzanne, Switzerland

Multi-Finger MOSFET Low Noise Amplifier Performance Analysis

A GSM Band Low-Power LNA 1. LNA Schematic

Low noise amplifier, principles

Chapter 2 CMOS at Millimeter Wave Frequencies

A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

1 Introduction RF receivers Transmission observation receiver Thesis Objectives Outline... 3

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS

Fully integrated CMOS transmitter design considerations

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Design of Low-Voltage Broadband Folded Blixer for SDR Application. Zhan Su

Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

Dr.-Ing. Ulrich L. Rohde

Methodology for Simultaneous Noise and Impedance Matching in W-band LNAs

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

High Gain Low Noise Amplifier Design Using Active Feedback

A 2.4GHz Cascode CMOS Low Noise Amplifier

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

RF2418 LOW CURRENT LNA/MIXER

Chapter 12 Opertational Amplifier Circuits

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

A 3 8 GHz Broadband Low Power Mixer

(a) BJT-OPERATING MODES & CONFIGURATIONS

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

THE rapid growth of portable wireless communication

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

HIGH GAIN NARROW BAND LNA DESIGN FOR Wi-MAX APPLICATIONS AT 3.5GHZ

Amplifiers Frequency Response Examples

THERE is currently a great deal of activity directed toward

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

A Basis for LDO and It s Thermal Design

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A 900 MHz CMOS RF Receiver

Single-Stage Integrated- Circuit Amplifiers

CMOS LNA Design for Ultra Wide Band - Review

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

Department of Electrical Engineering and Computer Sciences, University of California

A 19-GHz Broadband Amplifier Using a g m -Boosted Cascode in 0.18-μm CMOS

Quiz2: Mixer and VCO Design

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Analog Integrated Circuits Fundamental Building Blocks

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale

Designing an LNA for a CDMA front end

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019

A Linear CMOS Low Drop-Out Voltage Regulator in a 0.6µm CMOS Technology

Lecture 21: Voltage/Current Buffer Freq Response

Transcription:

007/Oct 4, 31 1

General Considerations Noise Figure Low-Noise Amplifiers Table 6.1 Typical LNA characteristics in heterodyne systems. NF IIP 3 db 10 dbm Gain 15 db Input and Output Impedance 50 Ω Input and Output eturn Loss 15 db everse Isolation 0 db tability Factor > 1 noise N figure = N in out

Low-Noise Amplifiers General Considerations Noise Figure NF total = 1 ( NF 1 1) NF A 1 p;1 NF3 1 A A p;1 p; L A p;1 NFm 1 L A p;( m 1) in, min L = db Duplexer LNA L NF = db NF total = ~ 4dB P = 174 dbm/hz NF 10log B N E.g. N = 8dB is required, BW = 00kHz, and if NFtotal is about 4dB, the input sensitivity reachable is thus: -109 dbm min 3

Low-Noise Amplifiers General Considerations Noise Figure Input-eferred Noise V V n V in Noisy Circuit Vout V in P I n Z in Noiseless Circuit V out N in α V = α in V V NF = ( V n V I n ) For a N voltage out = gain A v from v in P to [ ] V V I ) α A α A V ( n n v Vout : ( V = 1 V = A n,out n I V n 1 4kT ) 4

Low-Noise Amplifiers General Considerations Noise Figure V n,rb r b eq V in Q1 I n V in Q 1 V n Figure 6.1 Modeling noise of a bipolar transistor with an equivalent resistor. NF = 4kT r b =1 1 g m eq = 4kT r b V I T C For r I b C : : r eq = b V I NF = db, relatively relatively T C eq large < 9 Ω size higher current 5

Low-Noise Amplifiers General Considerations FD ( NF = db) ( IIP = 10 dbm) FD : 3 P sensitivity) = P NF N 10 log B ( sin, min dbm dbm/hz db min db 174 dbm/hz F = 174 dbm NF 10 log B db FD PIIP3 F = ( F N 3 ( PIIP3 F) = Nmin 3 = ( IP3 3 min F) 1 db = 61dB ) 6

Low-Noise Amplifiers General Considerations Gain The minimum gain of the LNA in a heterodyne architecture is governed by 3 parameters: (driving 50 Ω) The loss of the image-reject filter (e.g. 4~5 db) The noise figure of the mixer (e.g. 10 db) IP 3 of the mixer (e.g. 5 dbm) In homodyne architectures, A LNA 0 db NF, IP Absence of the image-reject filter relaxes the gain and drive requirements of LNA Issue of flicker noise maximize the gain in the F range total 3, total 7

Low-Noise Amplifiers General Considerations Input and Output Impedance The interface between the antenna and the LNA: For a analog designer, he may consider the LNA as a voltage amplifier, and design its input impedance to be infinity. For a F designer, a) from noise point of view, require a transformation network to make NF b) from signal power of view, require conjugate matching 50 Ω Input matching eturn loss = 0 log Γ For simplicity, Z in = Z 0 where Γ = Z Z in in Z Z 0 0 Γ = Z 0 eturn loss: 15 to 0 db ~ 15 to 9 Ω ~ 8

Low-Noise Amplifiers General Considerations everse Isolation LNA A B C X LPF ADC LO Leakage cosω LO t The LO leakage occurs at Capacitive paths (including parasitics) ubstrate coupling Bond wire coupling For heterodyne receivers with a high first IF, LO leakage is relative not an issue. For homodyne topologies, LNA reverse isolation is important. 9

Low-Noise Amplifiers General Considerations tability Due to the presence of feedback paths (may via the parasitics) All frequencies need be considered Variations of source or load impedances tern stability factor K = 1 1 11 1 where = 11 1 1 Unconditional stable 1 If K > 1 and < 1 (for all frequencies), it is stable for any combination of source and load impedances. K 10

Low-Noise Amplifiers General Considerations tability K : increase the reverse isolation 1 V CC V CC Z L Z L L 1 V out C µ V b Q C 1 V out V in Q 1 V in Q 1 ( a) (b) Figure 6. tabilization by (a) neutralization (b) cascoding. 11

Low-Noise Amplifiers General Considerations tability Ac ground and supply loops resulting from bond wire inductance. Precaution in design, Layout, package model Low noise requirement It is often that only one transistor (usually the input device) dominant the contribution to NF. It is unlikely suitable to adopt emitter or source followers and resistive feedback. 1

Input Matching Common-source stage input impedance ω Z in L C F short ( 1 g ) 50 Ω m V DD L { Y } { Y } C F V out V in M 1 C L excluding I in in = = C L F C C G F ω C ω L C F F gml ( CL CF ) L ( CL CF ) ω 1 ( CL CF ) ω 1 ( C C ) ω 1 L L F g g ml >> 1, CL >> C 1 ω L C L m F L C G Figure 6.3 Common-source stage. Drawback: low voltage gain at high frequency! I { Y } in = g 50Ω { } = m L Y C ω 1 in m F C C F L g 13

Input Matching esistive termination topology V DD 1 NF For = 1 = P P, NF LNA 3 db V out M 1 V out V in P V in P ( a) (b) Figure 6.4 (a) esistive termination, (b) calculation of noise figure of a termination resistor. 14

Input Matching esistive feedback V DD Miller's effect : F L Z in F = 1 A V 1 jωc gs V out Broadband matching M 1 C L V in Drawback: F generate noise Poor reverse isolation 15

Negative shunt feedback Input Matching V DD V DD Z L V out M 3 noise M V out M 1 M 1 V in in (a) V in (b) tability! Figure 6.5 (a) Input resistive termination by feedback, (b) simple implementation of (a). 16

Input Matching Common-gate stage in 1 = g m g mb 50 Ω channel thermal I = 4kTγ n g m noise : Other noise source also degrade NF! I n M 1 M 1 M 1 V b I n V b V b V in in I NF =1 γ If γ = / 3 (long channel) I I n I (a) NF = 5 = 3. db ( b) (c) Figure 6.6 (a) Input resistive termination by feedback, (b) simple implementation of (a). Drawback: g m of M 1 cannot arbitrarily high lower bound for noise figure! 17

LC network tuning Input Matching Z gml1 1 in L1s CG CG s Frequency drift: need off-chip component! G D M 1 g m NF Z G g m V G C G Z in Chip area! L 1 Ground bond wire Z Figure 6.7 esistive termination by inductive degeneration. Z = Z Z g Z in G G m Z G Z = 1, Z = jωl jωc gs 18

Bipolar LNAs Common-emitter stage Q 1 I C be a large device relatively high Area drawback : higher input capacitance attenuating input signal C µ, C C gain I C C π base drawback : shot noise V DD C Q 1 V out Q 1 V out V in 1 (a) C 1 V in I n (b) Figure 6.8 (a) imple bipolar LNA, (b) inclusion of base shot noise. 19

Common-emitter stage base I shot noise : IC β n = 4kT V T Total V total noise = 4kT including r b 1 g Bipolar LNAs noise m by gm β Vtotal rb 1 NF = = 1 4kT g NF = 1 (1 g r m for min b ) β (1 g r ) m g : gm β V exp V V 1 V 1 V V 3 1 V in L 6 VT 1.7 dbm, opt = β m b m opt. noise matching power matching for I C = IIP I I 3 of the VBE0 V exp VT α 3 BE0 T IIP3 = V T additional CE in stage : in T DC linearization α 1 in T 0

Bipolar LNAs 900 MHz LNA (Meyer & Mack) JC 1994 V b1 Q 3 V b Q 4 V CC 1 X V out V out Q Q V in Q 1 V in Q 1 E L e B1 L e (a) gmle Zin = rb Les C 1 C s Figure 6.9 (a) Two-stage LNA, (b) biasing of the LNA. π π A 1 (b) 1

Bipolar LNAs L V out V out L 1 Vin Q1 Q 1 V b C 1 V in T 1 V CC Figure 6.10 Bipolar LNA incorporating transformer feedback. in Figure 6.11 Common-base LNA.

MO noise optimization CMO LNA 3

MO noise optimization CMO LNA 4

MO noise optimization CMO LNA 5

CMO LNA Linearity 6

Common-source LNA CMO LNA 7

Common-source LNA CMO LNA 8

900 MHz LNA in JC 1996 CMO LNA 9

900 MHz LNA in JC 1996 CMO LNA 30

1.5 GHz LNA in JC 1997 CMO LNA 31

1.5 GHz LNA in JC 1997 CMO LNA 3

CMO LNA 1.5 GHz differential LNA in JC 1997 33

CMO LNA 1.5 GHz differential LNA in JC 1997 34

CMO LNA 1.5 GHz differential LNA in JC 1997 Current-reuse technique VDD VDD Assume that 6 6 v v v y v and 1 ( ωc x out out m1 and 1 ( ωc m7 m7 gs7 gs7 7 7 1 is large enough : is an ac ground node. g g g C jωl d ) >> ωl in ) >> 1 ( ωc v v x g m1 d : jωl d C ) : v in 6 C C v y v x 7 M 7 v out Ld C1 v in M 1 35

CMO LNA 1.5 GHz differential LNA in JC 1997 VDD VDD VDD VDD VDD VDD 6 7 6 7 v out 6 7 v out v out M 7 M 7 C C v y M 7 Ld C1 C C Ld C1 C C V B Ld C1 M 3 v in v x M 1 v in M 1 L s v in M 1 L s 36

CMO LNA 1.5 GHz differential LNA in JC 1997 V DD V DD VDD Z L Z L Z L v out v out V B M VB M 3 M 4 VB v in M 1 vin M1 M v in 37

CMO LNA 1.5 GHz differential LNA in JC 1997 V DD V DD VDD VDD VDD VDD 6 7 v out 6 7 v out 8 9 M 7 M 7 M 8 C C L d C 1 C C C C V B M 3 L M d L V d B 3 M 3 V B v in M 1 v in v in M 1 L s Ls Ls 38

1.9 GHz LNA in JC 001 Folded-cascode structure Low-voltage operation CMO LNA 39

1.9 GHz LNA in JC 001 0.5µm CMO technology Power supply = 1V Power consumption = 5mW NF min = 1.6 db NF = 1.8 db for 50 Ω matching Gain = 15 db IIP 3 = 0 dbm P 1dB = 10 dbm CMO LNA 40

CMO LNA 900 MHz Differential LNA in JC 001 V GP V out V out V B V GN GND 41

CMO LNA 900 MHz Differential LNA in JC 001 V DD V GP V out V out V B V GN GND 4

CMO LNA 900 MHz Differential LNA in JC 001 0.35µm CMO technology Power supply =.7V Power consumption = 1.6mW NF =.05 db Gain = 17.5 db IIP 3 = 6 dbm everse isolation = 40 db 43

5.75 GHz LNA in JC 003 CMO LNA Differential transformer feedback Differential cascode 44

5.75 GHz LNA in JC 003 CMO LNA Differential transformer feedback Differential cascode 0.18µm CMO technology 0.18µm CMO technology Power supply = 1.0V Power supply = 1.8V Power consumption = 16mW Power consumption = 1.6mW NF min = 0.9 db NF min = 1.8 db Gain = 14. db Gain = 14.1 db IIP 3 = 0.9 dbm IIP 3 = 4. dbm 45