DS1806 Digital Sextet Potentiometer

Similar documents
DS1267 Dual Digital Potentiometer Chip

DS1801 Dual Audio Taper Potentiometer

DS1867 Dual Digital Potentiometer with EEPROM

DS1267B Dual Digital Potentiometer

DS1802 Dual Audio Taper Potentiometer With Pushbutton Control

DS1868B Dual Digital Potentiometer

DS1866 Log Trimmer Potentiometer

DS1804 NV Trimmer Potentiometer

DS1807 Addressable Dual Audio Taper Potentiometer

DS1803 Addressable Dual Digital Potentiometer

DS1021 Programmable 8-Bit Silicon Delay Line

Dallastat TM Electronic Digital Rheostat

DS1669 Dallastat TM Electronic Digital Rheostat

DS1869 3V Dallastat TM Electronic Digital Rheostat

DS1202, DS1202S. Serial Timekeeping Chip FEATURES PIN ASSIGNMENT. ORDERING INFORMATION DS pin DIP DS1202S 16 pin SOIC DS1202S8 8 pin SOIC

DS Tap High Speed Silicon Delay Line

DS in-1 Low Voltage Silicon Delay Line

DS in 1 High Speed Silicon Delay Line FEATURES PIN ASSIGNMENT

DS1720. Econo Digital Thermometer and Thermostat PRELIMINARY FEATURES PIN ASSIGNMENT

DS in-1 Silicon Delay Line

DS1720 ECON-Digital Thermometer and Thermostat

DS Tap Silicon Delay Line

DS Tap Silicon Delay Line

DS1040 Programmable One-Shot Pulse Generator

Dual, Audio, Log Taper Digital Potentiometers

DS1307ZN. 64 X 8 Serial Real Time Clock

I O 7-BIT POT REGISTER ADDRESS COUNT 7-BIT POT. CODE 64 (40h) DS3503

DS1307ZN. 64 X 8 Serial Real Time Clock PIN ASSIGNMENT FEATURES

PIN ASSIGNMENT TAP 2 TAP 4 GND DS PIN DIP (300 MIL) See Mech. Drawings Section IN TAP 2 TAP 4 GND

DS1075. EconOscillator/Divider PRELIMINARY FEATURES PIN ASSIGNMENT FREQUENCY OPTIONS

DS1307/DS X 8 Serial Real Time Clock

DS1621. Digital Thermometer and Thermostat FEATURES PIN ASSIGNMENT

DS1075 EconOscillator/Divider

256-Tap SOT-PoT, Low-Drift Digital Potentiometers in SOT23

X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally Controlled Potentiometer (XDCP )

Digitally Controlled Potentiometer (XDCP ) X9C102/103/104/503

DS1073 3V EconOscillator/Divider

DS Tap Silicon Delay Line

V OUT0 OUT DC-DC CONVERTER FB

Low-Power, Low-Glitch, Octal 12-Bit Voltage- Output DACs with Serial Interface

DS1135L 3V 3-in-1 High-Speed Silicon Delay Line

DS1065 EconOscillator/Divider

UNISONIC TECHNOLOGIES CO., LTD CD4541

DS1231/S Power Monitor Chip

Oscillator fail detect - 12-hour Time display 24-hour 2 Time Century bit - Time count chain enable/disable -

PI6CX201A. 25MHz Jitter Attenuator. Features

MAX5452EUB 10 µmax 50 U10C-4 MAX5451EUD 14 TSSOP 10 U14-1

DM74ALS169B Synchronous Four-Bit Up/Down Counters

PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4

+Denotes lead-free package. *EP = Exposed paddle. V CC GND AGND AV CC GND I 2 C INTERFACE. -35dB TO +25dB GAIN AUDIO SOURCE AUDIO AMPLIFIER DS4420

DS1707/DS and 5.0-Volt MicroMonitor

CD4541BC Programmable Timer

PI3CH Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

DS1232LP/LPS Low Power MicroMonitor Chip

DIGITAL POTENTIOMETERS DP 7114

DS V EconoReset PIN ASSIGNMENT FEATURES PIN DESCRIPTION PIN 1 GROUND PIN 2 RESET PIN 3 V CC PIN 4 GROUND (SOT 223 ONLY)

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 LOW NOISE)

DS1302 Trickle-Charge Timekeeping Chip

Dual, 256-Tap, Nonvolatile, SPI-Interface, Linear-Taper Digital Potentiometers MAX5487/MAX5488/ MAX5489. Benefits and Features

+3V/+5V, Low-Power, 8-Bit Octal DACs with Rail-to-Rail Output Buffers

DS1305 Serial Alarm Real-Time Clock

Dual, 256-Tap, Nonvolatile, SPI-Interface, Linear-Taper Digital Potentiometers

Dual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers

F R E E L E A D FEATURES APPLICATIONS DESCRIPTION. Preliminary Information CAT Tap Digitally Programmable Potentiometer (DPP )

DS1633. High Speed Battery Recharger PIN ASSIGNMENT TO 220 FEATURES. PIN DESCRIPTION V CC Supply Voltage V BAT Battery Output GND Ground

TABLE 1: PART NUMBER SPECIFICATIONS. PART DELAYS AND TOLERANCES INPUT RESTRICTIONS NUMBER Inherent Delay (ns)

Two-/Four-Channel, I 2 C, 7-Bit Sink/Source Current DAC

CMOS Serial Digital Pulse Width Modulator INPUT CLK MODULATOR LOGIC PWM 8 STAGE RIPPLE COUNTER RESET LOAD FREQUENCY DATA REGISTER

PI3CH200 2-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

MCP4021/2/3/4. Low-Cost NV Digital POT with WiperLock Technology. Package Types. Features. Block Diagram. Applications. Description.

Quad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

Two-/Four-Channel, I 2 C, 7-Bit Sink/Source Current DAC

Multiplexer for Capacitive sensors

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

Quad 12-Bit Digital-to-Analog Converter (Serial Interface)

DM74AS169A Synchronous 4-Bit Binary Up/Down Counter

DATA SHEET. TDA8415 TV and VTR stereo/dual sound processor with integrated filters and I 2 C-bus control INTEGRATED CIRCUITS

CMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram.

X9C102, X9C103, X9C104, X9C503

SGM330A Quad, Wide-Bandwidth SPDT Video Analog Switch

ADC0808/ADC Bit µp Compatible A/D Converters with 8-Channel Multiplexer

DS1642 Nonvolatile Timekeeping RAM

Dual 16-Bit DIGITAL-TO-ANALOG CONVERTER

PI6ULS5V9509 Level Translating I 2 C-Bus/SMBus Repeater with Tiny Package

CMOS 8-Bit Buffered Multiplying DAC AD7524

PI3V514. Low On-Resistance, 3.3V High-Bandwidth 5-port, 4:1 Mux/DeMux VideoSwitch. Description. Features. Pin Configuration.

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description.

3V 10-Tap Silicon Delay Line DS1110L

DS1302 Trickle-Charge Timekeeping Chip

MM74HC4066 Quad Analog Switch

74F50729 Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics

SGM330A Quad, Wide-Bandwidth SPDT Video Analog Switch

MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

MM74HC4051 MM74HC4052 MM74HC Channel Analog Multiplexer Dual 4-Channel Analog Multiplexer Triple 2-Channel Analog Multiplexer

INTEGRATED CIRCUITS. 74F164 8-bit serial-in parallel-out shift register. Product specification 1995 Sep 22 IC15 Data Handbook

Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2

Transcription:

Digital Sextet Potentiometer www.dalsemi.com FEATURES Six digitally controlled 64-position potentiometers 3-wire serial port provides for reading and setting each potentiometer Devices can be cascaded for single processor multi-device control Standard resistance values: - DS1806-010 10 kω - DS1806-050 50 kω - DS1806-100 100 kω Operating Temperature Range: - Industrial temperature: -40 C to +85 C PIN DESCIPTION V CC - 3V or 5V Supply RST - Serial Port Reset Input D IN - Serial Port Data Input CLK - Serial Port Clock Input C OUT - Cascade Data Output H1 - H6 - High End terminal of Pot W1 - W6 - Wiper Terminal of Pot GND - Ground L1-3 - Low Terminal Pots 1 through 3 L4-6 - Low Terminal Pots 4 through 6 PIN ASSIGNMENT W1 1 20 V CC W2 2 19 H1 L1-3 3 18 H2 W3 4 17 H3 W4 5 16 H4 L4-6 6 15 H5 W6 7 14 W5 RST 8 13 H6 CLK 9 12 D IN GND 10 11 C OUT DS1806 20-Pin DIP (300-mil) DS1806S 20-Pin SOIC (300-mil) DS1806E 20-Pin TSSOP (173-mil) See Mech. Drawings Section DESCRIPTION The DS1806 Digital Sextet Potentiometer is a six-channel, digitally controlled, solid-state linear potentiometer. Each potentiometer is comprised of 63 equiresistive sections as illustrated in the block diagram of Figure 1. Each potentiometer has three terminals accessible to the user. These include the high side terminals, H X, the wiper terminals, W X, and the low-end terminals, L1-3 and L4-6. Potentiometers 1 through 3 share the same low-end terminal L1-3; likewise, potentiometers 4 through 6 share the low-end terminal L4-6. Each wiper s position is selected via an 8-bit register value. Communication and control of the device is accomplished via a 3-wire serial port interface. This interface in conjunction with a cascade output allows the value of the device wiper settings to be read. 1 of 8 102199

For multiple device and single processor environments, the DS1806 can be cascaded or daisy-chained. This feature allows a single processor to control multiple devices. The DS1806 is available in 10, 50 and 100-kohm versions and is specified over the industrial temperature range. Packages for the device include 20-lead DIPs, SOICs, and TSSOPs. OPERATION A block diagram of the device is provided in Figure 1. As shown, the DS1806 contains six 64-position potentiometers whose wiper positions are set by an 8-bit value. The DS1806 contains a 48-bit I/O shift register which is used to store the respective wiper position data for each of the six potentiometers. Each potentiometer has three terminals accessible to the user. These include the high side terminals, H X, the wiper terminals, W X, and the low-end terminals, L1-3 and L4-6. Potentiometers 1 through 3 share the same low-end terminal L1-3. And likewise, potentiometers 4 through 6 share the low-end terminal L4-6. Control of the DS1806 is accomplished via a 3-wire serial communication interface which allows the user to set the wiper position value for each potentiometer. The 3-wire serial interface consists of the control signals RST, D IN, and CLK. On power-up, the wiper positions of each potentiometer are set to the lowend terminal L X (00000000). The RST control signal is used to enable 3-wire serial port operation. The RST signal (3-wire serial port) is active when in a high state. Any communication intended to change wiper settings must begin with the transition of the RST from the low state to the high state. The CLK signal input is used to provide timing synchronization for data input and output. Wiper position data is loaded into the DS1806 through the D IN input terminal. This data is shifted one bit at a time into the 48-bit I/O shift register of the part, LSB first. Figure 3 provides an illustration of the 48-bit shift register. Figure 4 provides 3-wire serial port protocol and timing diagrams. As shown, the 3-wire port is inactive when the RST signal input is low. Once RST has transitioned from the low to the high state, the serial port becomes active. When active, data is loaded into the I/O shift register on the low-to-high transition of the CLK. Data is transmitted in order of LSB first. Potentiometers are designated from 1 through 6 and the value for potentiometer-1 will be the first data entered into the shift register, followed by that of potentiometer- 2 and so forth. Each wiper has an 8-bit register which is used for setting the position of the wiper on the resistor array. Because the DS1806 is a 64-position potentiometer, only six bits of information are needed to set wiper position. The remaining two bits of information are used to provide a don t change feature. Wiper position is controlled by bit positions 0 through 5 of each register. The don t change feature is controlled by bits 6 and 7 of each register. When bits 6 and 7 have value 11 xxxxxx, wiper position will not change regardless of the states of bits 0 through 5. If bits 6 and 7 are set to any other value, bits 0 through 5 will be used as the new wiper position. The don t change feature allows the user to change the value of any potentiometer of the DS1806 without affecting or having to remember the remaining positions of the potentiometer wipers. Figure 2 provides the format for a wiper s register. 2 of 8 102199

Wiper placement for each potentiometer is such that position-63 corresponds to the H X terminal of the device while position-0 corresponds to the ground terminal. For example, to set a potentiometer s wiper position to 15 (decimal), the binary value shifted into the wiper register should be 00001111. This will place the wiper tap at the 15 th step above the low-end terminal, L X. All communication transactions should provide the total 48 bits of information when writing or reading from the part. This is especially true for applications using all six potentiometers. If a complete set of 48 bits is not transmitted to the part, undesired wiper position settings may occur. DS1806 BLOCK DIAGRAM Figure 1 WIPER REGISTER CONFIGURATION Figure 2 48-BIT I/O SHIFT REGISTER Figure 3 3 of 8 102199

3-WIRE SERIAL PORT TIMING Figure 4 DS1806 CASCADE OPERATION A feature of the DS1806 is the ability to control multiple devices from a single processor. Multiple DS1806s can be linked or daisy chained as shown in Figure 5. As a data bit is entered into the I/O shift register of the DS1806, a bit will appear at the C OUT terminal before a maximum delay of 50 nanoseconds. The LSB of potentiometer-1 will always be the first out of the part at the beginning of a transaction. Additionally, the C OUT terminal is always active regardless of the state RST. However, D IN and CLK inputs are ignored when RST is in the low state. The C OUT output of the DS1806 can be used to drive the D IN input of another DS1806. When cascading multiple devices, the total number of bits transmitted is always 48 multiplied by the total number of DS1806s being cascaded. An optional feedback resistor can be placed between the C OUT terminal of the last device and the first DS1806 D IN input, which allows the controlling processor to read as well as write data or circularly clock data through the daisy chain. The value of the feedback or isolation resistor should be in the range from 1 kω to 10 kω. To read data, the reading device configures itself as an input and monitors the state of the D IN line, which is driven by C OUT through the isolation resistor. When RST is driven high, bit 48 is present on the C OUT pin, which is fed back to the input D IN pin through the isolation resistor. When the CLK input transitions low to high, bit 48 is loaded into the first position of the I/O shift register and bit 47 becomes present on C OUT and D IN of the next device. After 48 bits (or 48 times the number of the DS1806s in the daisy chain), the data has shifted completely around and back to its original position. When RST transitions to the low state to end data transfer, the value (the same as before the read occurred) is loaded in the shift register. ABSOLUTE AND RELATIVE LINEARITY Absolute linearity is defined as the difference between the actual measured output voltage and the expected output voltage. Absolute linearity is given in terms of a minimum increment or expected output when the wiper is moved one position. The DS1806 is specified to have an absolute linearity of ±0.50 LSB. Relative linearity is a measure of error between two adjacent wiper position points. The DS1806 is specified to have a relative linearity of ±0.25 LSB. 4 of 8 102199

TYPICAL APPLICATION CONFIGURATIONS Figure 6 shows the typical application configuration of the DS1806 as a fixed gain attenuator. In this configuration, the DS1806 adjusts the attenuation level of the incoming signal. Variations in wiper resistance are minimized by connecting the wiper terminal of the part to a high impedance load. Depending on voltage across the wiper, its resistance may vary from 400 ohms to 1000 ohms. Note that the resistance R1 in Figure 6 should be chosen to be much greater than the wiper resistance R W. CASCADING MULTIPLE DEVICES Figure 5 FIXED GAIN ATTENUATOR Figure 6 5 of 8 102199

ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature -0.5V to +7.0V -40 C to +85 C; industrial -55 C to +125 C 260 C for 10 seconds DS1806 * This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. RECOMMENDED DC OPERATING CONDITIONS (-40 C to +85 C) Supply Voltage V CC +2.7 5.5 V 1 DC ELECTRICAL CONDITIONS (-40 C to +85 C; V CC =2.7 to 5.5V) Supply Current Active I CC 1.3 2 ma Input Leakage I IL -1 +1 µa Wiper Resistance R W 400 1000 Ω Wiper Current I W 1 ma Input Logic 1 V IH 2.0 V CC +0.5 V 1 Input Logic 0 V IL -0.5 +0.8 V 1,6 +0.6 Logic 1 Output @ 2.4 volts I OH -1 ma Logic 0 Output @ 0.4 Volts I OL 4 ma 6 Standby Current 3 Volts I STBY 12 µa 9 5 Volts 20 40 µa Resistor Inputs H X, L X, W X GND-0.5 V CC +0.5 µa 2 6 of 8 102199

ANALOG RESISTOR CHARACTERISTICS (-40 C to +85 C;V CC =2.7 to 5.5V) End-to-End Resistor Tolerance -20 +20 % 10 Absolute Linearity -0.5 +0.5 LSB 7 Relative Linearity -0.25 +0.25 LSB 8-3 db Cutoff Frequency I CUTOFF Hz 4 Temperature Coefficient 750 ppm/ C CAPACITANCE (t A =25 C) Input Capacitance C IN 5 pf 3 Output Capacitance C OUT 7 pf 3 AC ELECTRICAL CHARACTERISTICS (-40 C to +85 C;V CC =2.7 to 5.5V) Clock Frequency f CLK DC 10 MHz 5 Width of CLK Pulse t CH 50 ns 5 Data Setup Time t DC 30 ns 5 Data Hold Time t CDH 0 ns 5 Propagation Delay Time Low to High Level Clock to Output RST High to Clock Input High RST Low to Clock Input High t PLH 50 ns 5 t CC 50 ns 5 t HLT 50 ns 5 RST Inactive t RLT 125 ns 5 CLK Rise Time, CLK Fall Time NOTES: 1. All voltages are referenced to ground. t CR 50 ns 5 2. Resistor inputs cannot go below GND by more than 0.5 volts or above V CC by 0.5 volts in the positive direction. 3. Capacitance values apply at 25 C. 7 of 8 102199

4. -3 db cutoff frequency characteristics for the DS1806 depend on potentiometer total resistance: DS1806-010; 1 MHz; DS1806-050; 200 khz, DS1806-100; 100 khz. 5. See Figure 4. 6. For V CC = 5V ± 10% maximum V IL = +0.8V. For V CC = 3.0 ± 10% V IL = +0.6V. 7. Absolute linearity is to used measure expected wiper voltage versus measured wiper voltage as determined by wiper position. The DS1806 is specified to provide an absolute linearity of + 0.5 LSB. 8. Relative linearity is used to determine the change in wiper voltage between two adjacent wiper positions. The DS1806 is specified to provide a relative linearity of + 0.25 LSB. 9. Standby current levels apply when all inputs are driven to appropriate supply levels. 10. Valid at 25 C only. DS1806 ORDERING INFORMATION ORDERING PACKAGE NUMBER OPERATING TEMPERATURE DS1806-010 20L DIP -40 C TO +85 C 10 kω DS1806-050 20L DIP -40 C TO +85 C 50 kω DS1806-100 20L DIP -40 C TO +85 C 100 kω DS1806E-010 20L TSSOP (173-mil) -40 C TO +85 C 10 kω DS1806E-050 20L TSSOP (173-mil) -40 C TO +85 C 50 kω DS1806E-100 20L TSSOP (173-mil) -40 C TO +85 C 100 kω DS1806S-010 20L SOIC (300-mil) -40 C TO +85 C 10 kω DS1806S-050 20L SOIC (300-mil) -40 C TO +85 C 50 kω DS1806S-100 20L SOIC (300-mil) -40 C TO +85 C 100 kω VERSION 8 of 8 102199