Single pole double throw (SPDT) switch

Similar documents
Low voltage LNA, mixer and VCO 1GHz

1GHz low voltage LNA, mixer and VCO

SA620 Low voltage LNA, mixer and VCO 1GHz

High performance low power mixer FM IF system

Double-balanced mixer and oscillator

Brushless DC motor controller

SA5209 Wideband variable gain amplifier

MIC5202. Dual 100mA Low-Dropout Voltage Regulator. Features. General Description. Pin Configuration. Ordering Information. Typical Application

SA601 Low voltage LNA and mixer 1 GHz

PIN CONFIGURATION FEATURES APPLICATIONS BLOCK DIAGRAM. D, F, N Packages

PIN CONFIGURATIONS FEATURES APPLICATIONS ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. F, N Packages

HA4600. Features. 480MHz, SOT-23, Video Buffer with Output Disable. Applications. Pinouts. Ordering Information. Truth Table

150MHz phase-locked loop

Voltage comparator APPLICATIONS

Features. FREQUENCY 900MHz 1950MHz 2450MHz NF (db) NF (db) IIP3 (dbm) GAIN (db)

Voltage comparator PIN CONFIGURATIONS FEATURES BLOCK DIAGRAM APPLICATIONS ORDERING INFORMATION. D, N Packages

MIC4421/4422. Bipolar/CMOS/DMOS Process. General Description. Features. Applications. Functional Diagram. 9A-Peak Low-Side MOSFET Driver

IF Digitally Controlled Variable-Gain Amplifier

1 MHz to 2.7 GHz RF Gain Block AD8354

LM111/LM211/LM311 Voltage Comparator

High Isolation, Silicon SPDT, Nonreflective Switch, 0.1 GHz to 6.0 GHz HMC8038W

315MHz/433MHz Low-Noise Amplifier for Automotive RKE

Divide by: 128/129-64/65 dual modulus low power ECL prescaler SA701 PIN CONFIGURATION

500mA Low-Dropout Linear Regulator in UCSP

Type Ordering Code Package TLE 4202 B Q67000-A8225 P-TO

LMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver

Low voltage high performance mixer FM IF system

MAX2387/MAX2388/MAX2389

Features. Parameter Frequency Min. Typ. Max. Units DC GHz DC GHz DC GHz DC GHz DC GHz Isolation DC - 4.

1 MHz to 2.7 GHz RF Gain Block AD8354

±80V Fault-Protected, 2Mbps, Low Supply Current CAN Transceiver

ADT7350. General Description. Features. Applications. Typical Application Circuit. Sep / Rev. 0.

NE/SA5234 Matched quad high-performance low-voltage operational amplifier

GM6155 GM6155V1.01. Description. Features. Application. Typical Application Circuits. 150mA LOW NOISE CMOS LDO WITH ENABLE FUNCTION

MGA GHz 3 V, 17 dbm Amplifier. Data Sheet

Data Sheet. MGA GHz 3 V, 14 dbm Amplifier. Description. Features. Applications. Simplified Schematic

LM386 Low Voltage Audio Power Amplifier

MGA GHz 3 V, 17 dbm Amplifier. Data Sheet. Features. Description. Applications. Surface Mount Package. Simplified Schematic

NTE4016B & NTE4016BT Integrated Circuit CMOS, Quad Analog Switch/Quad Multiplexer

High frequency operational amplifier

LM386 - Low Voltage Audio Power Amplifier

Phase-locked loop PIN CONFIGURATIONS

CLC440 High Speed, Low Power, Voltage Feedback Op Amp

SGM9154 Single Channel, Video Filter Driver for HD (1080p)

TOP VIEW IF LNAIN IF IF LO LO

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS

Features OBSOLETE. Isolation DC GHz db

Features INVERTING. 0.6mA OUTA INA NONINVERTING INVERTING. 0.6mA NONINVERTING

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1

NJM37717 STEPPER MOTOR DRIVER

IDTF2255NLGK8. IDTF2255NLGK Datasheet GENERAL DESCRIPTION FEATURES COMPETITIVE ADVANTAGE DEVICE BLOCK DIAGRAM ORDERING INFORMATION APPLICATIONS

ADT7350. General Description. Applications. Features. Typical Application Circuit. Aug / Rev. 0.

RF9986. Micro-Cell PCS Base Stations Portable Battery Powered Equipment

Features V OUT C BYP. Ultra-Low-Noise Regulator Application

Octal Sample-and-Hold with Multiplexed Input SMP18

IDTF2250NLGK8. IDTF2250NLGK Datasheet GENERAL DESCRIPTION FEATURES COMPETITIVE ADVANTAGE DEVICE BLOCK DIAGRAM ORDERING INFORMATION APPLICATIONS

Features. Parameter Frequency Min. Typ. Max. Units

Surface Mount SOT-363 (SC-70) Package. Pin Connections and Package Marking GND 1 4 V CC

EUA W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

150mA, Low-Dropout Linear Regulator with Power-OK Output

SA602A Double-balanced mixer and oscillator

Digital Attenuator, 31.5 db, 6-Bit, TTL Driver, DC-4.0 GHz. Parameter Test Conditions Frequency Units Min Typical Max

800 MHz, 4:1 Analog Multiplexer ADV3221/ADV3222

Features MIC2193BM. Si9803 ( 2) 6.3V ( 2) VDD OUTP COMP OUTN. Si9804 ( 2) Adjustable Output Synchronous Buck Converter

Features. Enable Shutdown 2. LAx. Regulator Circuit

v02.06 Insertion Loss INSERTION LOSS () C +85 C -40 C Isolation ISOLATION () Return Loss RETURN LOSS ()

LM6172 Dual High Speed, Low Power, Low Distortion, Voltage Feedback Amplifiers

Features. Applications

OUTPUT UP TO 300mA C2 TOP VIEW FAULT- DETECT OUTPUT. Maxim Integrated Products 1

SGM2576/SGM2576B Power Distribution Switches

SGM mA, Low Power, Low Dropout, RF Linear Regulators

AD9300 SPECIFICATIONS ELECTRICAL CHARACTERISTICS ( V S = 12 V 5%; C L = 10 pf; R L = 2 k, unless otherwise noted) COMMERCIAL 0 C to +70 C Test AD9300K

TC4467 TC4468 LOGIC-INPUT CMOS QUAD DRIVERS TC4467 TC4468 TC4469 GENERAL DESCRIPTION FEATURES APPLICATIONS ORDERING INFORMATION

NLB-310. Cascadable Broadband GaAs MMIC Amplifier DC to 10GHz

AT General Purpose, Low Current NPN Silicon Bipolar Transistor. Data Sheet

200 ma Output Current High-Speed Amplifier AD8010

27pF TO ADC C FILTER (OPTIONAL) Maxim Integrated Products 1

SN Channels Constant Current LED Driver with PWM Brightness Control. Description. Features. Application. Typical application C IN.

LVDS/Anything-to-LVPECL/LVDS Dual Translator

SEMICONDUCTOR FAC1509 TECHNICAL DATA. 2A 150KHZ PWM Buck DC/DC Converter. General Description. Features. Applications. Package Types DIP8 SOP8

MAX15070A/MAX15070B 7A Sink, 3A Source, 12ns, SOT23 MOSFET Drivers

400 MHz to 4000 MHz ½ Watt RF Driver Amplifier ADL5324

RF2420. Typical Applications Power Control in Communication Systems CMOS Compatible Programmable Attenuators

HMC1095LP4E v db LSB GaAs MMIC 6-BIT 75 Ohms DIGITAL ATTENUATOR, DC - 3 GHz. Typical Applications. Functional Diagram. General Description

RT mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information

W-CDMA Upconverter and PA Driver with Power Control

+5 V Powered RS-232/RS-422 Transceiver AD7306

RT mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information

SN W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

Multiplexer for Capacitive sensors

Precision, Low-Power and Low-Noise Op Amp with RRIO

Philips Semiconductors Programmable Logic Devices

MM74C925 MM74C926 MM74C927 MM74C928 4-Digit Counters with Multiplexed 7-Segment Output Drivers

6500V/µs, Wideband, High-Output-Current, Single- Ended-to-Differential Line Drivers with Enable

30 A Low-Side RF MOSFET Driver IXRFD631

DC GHz GHz

UNISONIC TECHNOLOGIES CO.,LTD.

HA MHz, High Slew Rate, High Output Current Buffer. Description. Features. Applications. Ordering Information. Pinouts.

HI-201HS. High Speed Quad SPST CMOS Analog Switch

FST Bit Low Power Bus Switch

Transcription:

NE/SA63 DESCRIPTION The NE63 is a wideband RF switch fabricated in BiCMOS technology and incorporating on-chip CMOS/TTL compatible drivers. Its primary function is to switch signals in the frequency range DC - GHz from one 5Ω channel to another. The switch is activated by a CMOS/TTL compatible signal applied to the enable channel pin (ENCH). The extremely low current consumption makes the NE/SA63 ideal for portable applications. The excellent isolation and low loss makes this a suitable replacement for PIN diodes. The NE/SA63 is available in an 8-pin dual in-line plastic package and an 8-pin SO (surface mounted miniature) package. FEATURES Wideband (DC - GHz) Low through loss ( typical at 2MHz) Unused input is terminated internally in 5Ω Excellent overload capability ( gain compression point +8m at 3MHz) Low DC power (7µA from supply) Fast switching (2ns typical) Good isolation (off channel isolation 6 at MHz) PIN CONFIGURATION D and N Packages V DD GND INPUT ENCH 8 OUT 2 7 AC GND 3 6 GND 4 5 OUT 2 Low distortion (IP 3 intercept +33m) Good 5Ω match (return loss 8 at 4MHz) Full ESD protection Bidirectional operation APPLICATIONS Digital transceiver front-end switch Antenna switch Filter selection Video switch FSK transmitter ORDERING INFORMATION DESCRIPTION TEMPERATURE RANGE ORDER CODE DWG # 8-Pin Plastic Dual In-Line Package (DIP) to 7 C NE63N 44B 8-Pin Plastic Small Outline (SO) package (Surface-mount) to 7 C NE63D 74C 8-Pin Plastic Dual In-Line Package (DIP) -4 to +85 C SA63N 44B 8-Pin Plastic Small Outline (SO) package (Surface-mount) -4 to +85 C SA63D 74C BLOCK DIAGRAM INPUT/OUTPUT OUTPUT/INPUT OUTPUT/INPUT ENCH RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER RATING UNITS V DD Supply voltage 3. to 5. V T A T J Operating ambient temperature range NE Grade SA Grade Operating junction temperature range NE Grade SA Grade to +7-4 to +85 to +9-4 to +5 C C C C October, 99 268 853-577 4269

NE/SA63 EQUIVALENT CIRCUIT + V DD 8 OUT 2kΩ CONTROL LOGIC 5Ω 7 2 AC BYPASS 5Ω 6 INPUT 3 2kΩ ENCH 4 5 OUT 2 ABSOLUTE MAXIMUM RATINGS SYMBOL PARAMETER RATING UNITS V DD Supply voltage -.5 to +5.5 V Power dissipation, T A = 25 o C (still air) P D 8-Pin Plastic DIP 8-Pin Plastic SO T JMAX Maximum operating junction temperature 5 C P MAX Maximum power input/output +2 m T STG Storage temperature range -65 to +5 C NOTES:. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ JA : 8-Pin DIP: θ JA = 8 C/W 8-Pin SO: θ JA = 58 C/W 6 78 mw mw DC ELECTRICAL CHARACTERISTICS V DD = +, T A = 25 C; unless otherwise stated. LIMITS SYMBOL PARAMETER TEST CONDITIONS NE/SA63 UNITS MIN TYP MAX I DD Supply current 4 7 3 µa V T TTL/CMOS logic threshold voltage..25.4 V V IH Logic level Enable channel 2. V DD V V IL Logic level Enable channel 2 -.3.8 V I IL ENCH input current ENCH =. - µa I IH ENCH input current ENCH = 2. - µa NOTE:. The ENCH input must be connected to a valid Logic Level for proper operation of the NE/SA63. October, 99 269

NE/SA63 AC ELECTRICAL CHARACTERISTICS - D PACKAGE V DD = +, T A = 25 C; unless otherwise stated. LIMITS SYMBOL PARAMETER TEST CONDITIONS NE/SA63 UNITS MIN TYP MAX S 2, S 2 Insertion loss (ON channel) DC - MHz 5MHz 9MHz.4 2 2.8 S 2, S 2 Isolation (OFF channel) 2 MHz 5MHz MHz 9MHz 7 24 8 6 5 3 S, S 22 S, S 22 Return loss (ON channel) Return loss (OFF channel) DC - 4MHz 9MHz DC - 4MHz 9MHz t D Switching speed (on-off delay) 5% TTL to 9/% RF 2 ns t r, t f Switching speeds (on-off rise/fall time) 9%/% to %/9% RF 5 ns Switching transients 65 mv P-P P - gain compression DC - GHz +8 m IP 3 Third-order intermodulation intercept MHz +33 m IP 2 Second-order intermodulation intercept MHz +52 m NF Noise figure (Z O = 5Ω ) MHz 9MHz NOTE:. All measurements include the effects of the D package NE/SA63 Evaluation Board (see Figure B). Measurement system impedance is 5Ω. 2. The placement of the AC bypass capacitor is critical to achieve these specifications. See the applications section for more details. 2 2 7 3. 2. AC ELECTRICAL CHARACTERISTICS - N PACKAGE V DD = +, T A = 25 C; all other characteristics similar to the D-Package, unless otherwise stated. LIMITS SYMBOL PARAMETER TEST CONDITIONS NE/SA63 UNITS MIN TYP MAX S 2, S 2 Insertion loss (ON channel) DC - MHz 5MHz 9MHz.4 2.5 S 2, S 2 Isolation (OFF channel) MHz MHz 5MHz 9MHz 58 68 5 37 5 NF Noise figure (Z O = 5Ω ) MHz 9MHz NOTE:. All measurements include the effects of the N package NE/SA63 Evaluation Board (see Figure C). Measurement system impedance is 5Ω.. 2.5 APPLICATIONS The typical applications schematic and printed circuit board layout of the NE/SA63 evaluation board is shown in Figure. The layout of the board is simple, but a few cautions need to be observed. The input and output traces should be 5Ω. The placement of the AC bypass capacitor is extremely critical if a symmetric isolation between the two channels is desired. The trace from Pin 7 should be drawn back towards the package and then be routed downwards. The capacitor should be placed straight down as close to the device as practical. For better isolation between the two channels at higher frequencies, it is also advisable to run the two output/input traces at an angle. This also minimizes any inductive coupling between the two traces. The power supply bypass capacitor should be placed close to the device. Figure 7 shows the frequency response of the NE/SA63. The loss matching between the two channels is excellent to.2ghz as shown in Figure. October, 99 27

NE/SA63.µF V DD + GND D and N Packages 8 2 7 AC GND.µF.µF OUT INPUT.µF 3 6 4 5 ENCH GND.µF OUT 2 a. NE/SA Evaluation Board Schematic b. NE/SA63 D-Package Board Layout 63N 7/9 c. NE/SA63 N-Package Board Layout Figure. October, 99 27

NE/SA63 The isolation and matching of the two channels over frequency is shown in Figures 2 and 4, respectively. The NE63 is a very versatile part and can be used in many applications. Figure 2 shows a block diagram of a typical Digital RF transceiver front-end. In this application the NE63 replaces the duplexer which is typically very bulky and lossy. Due to the low power consumption of the device, it is ideally suited for handheld applications such as in CT2 cordless telephones. The NE63 can also be used to generate Amplitude Shift Keying (ASK) or On-Off Keying (OOK) and Frequency Shift Keying (FSK) signals for digital RF communications systems. Block diagrams for these applications are shown in Figures 3 and 4, respectively. For applications that require a higher isolation at GHz than obtained from a single NE63, several NE63s can be cascaded as shown in Figure 5. The cascaded configuration will have a higher loss but greater than 35 of isolation at GHz and greater than 65 @ 5MHz can be obtained from this configuration. By modifying the enable control, an RF multiplexer/ de-multiplexer or antenna selector can be constructed. The simplicity of NE63 coupled with its ease of use and high performance lends itself to many innovative applications. The NE/SA63 switch terminates the OFF channel in 5Ω. The 5Ω resistor is internal and is in series with the external AC bypass capacitor. Matching to impedances other than 5Ω can be achieved by adding a resistor in series with the AC bypass capacitor (e.g., 25Ω additional to match to a 75Ω environment). NE52 NE62A IF OUT NE63 MICRO CONTROLLER KEYPAD & DISPLAY Tx/Rx NE52 VCO MODULATION A TYPICAL TDMA/DIGITAL RF TRANSCEIVER SYSTEM FRONT-END Figure 2. ASK OUTPUT OUT/IN NE63 NE63 OSCILLATOR ENABLE CH 5Ω IN/OUT NE63 TTL DATA AMPLITUDE SHIFT KEYING (ASK) GENERATOR NE63 Figure 3. OUT2/IN2 f NE63 FSK OUTPUT ENABLE Figure 5. ENABLE CH f 2 TTL DATA FREQUENCY SHIFT KEYING (FSK) GENERATOR Figure 4. October, 99 272

NE/SA63 2 +85 C 8 +25 C SUPPLY CURRENT ( µ A) 6 4 2 8-4 C 2 4 6 4 6 2 8 3 3.5 4 4.5 5 5.5 6 2 SUPPLY VOLTAGE (V) Figure 6. Supply Current vs. V DD and Temperature Figure 7. Loss vs. Frequency and V DD for D-Package 2 4 6 CH2 8 V DD = 2 2 Figure 8. Loss vs. Frequency and V DD for D-Package -Expanded Detail- Figure 9. Loss Matching vs. Frequency for N-Package (DIP) October, 99 273

NE/SA63-4 C 2 2 +25 C 3 3 +85 C 4 4 6 CH 6 7 8 V DD = 2 7 8 V DD = 2 Figure. Loss Matching vs. Frequency; CH vs. CH2 for D-Pakage Figure. Loss vs. Frequency and Temperature for D-Package 2 2 3 3 4 4 CH2 6 6 7 8 2 Figure 2. Isolation vs. Frequency and V DD for D-Package 7 8 V DD = 2 Figure 3. Isolation Matching vs. Frequency for N-Package (DIP) October, 99 274

NE/SA63 2 3 4 CH2 S () 5 6 CH 2 7 8 V DD = + 2 Figure 4. Isolation Matching vs. Frequency; CH vs. CH2 for D-Package 25 3 2 Figure 5. Input Match On-Channel vs. Frequency and V DD S 22 () 5 S 22 () 5 CH: CH: 2 2 CH2: 25 V DD = 25 3 2 3 2 Figure 6. Output Match On-Channel vs. Frequency Figure 7. OFF-Channel Match vs. Frequency and V DD October, 99 275

NE/SA63 2 8 6 S 22 () 5 +85 C +25 C P - (m) 4 2 8 2-4 C 6 25 4 3 V DD = 2 2 2 Figure 8. OFF Channel Match vs. Frequency and Temperature Figure 9. P - vs. Frequency and V DD 6 5 5 4.5 IP2 4 Z O = 5Ω INTERCEPT POINT (m) 4 3 2 IP3 NOISE FIGURE () 3.5 3 2.5 2.5.5 3 3.5 4 4.5 5 5.5 6 SUPPLY VOLTAGE (V) 2 Figure 2. Intercept Points vs.v Figure 2. Noise Figure vs. Frequency and DD V DD for D-Package October, 99 276

NE/SA63 ENCH (Pin4) OUT (Pin 8) Figure 22. Switching Speed; f IN = MHz at -6m, V DD = October, 99 277