NBXDPA V / 3.3 V, 125 MHz / 250 MHz LVDS Clock Oscillator

Similar documents
NBXDPA V / 3.3 V, MHz / MHz LVDS Clock Oscillator

NBXDBA019, NBXHBA019, NBXSBA V, 125 MHz / 250 MHz LVPECL Clock Oscillator

NBXDBA V, MHz / MHz LVPECL Clock Oscillator

NBVSPA V, MHz LVDS Voltage-Controlled Clock Oscillator (VCXO) PureEdge Product Series

NBXSBA /3.3 V, MHz LVPECL Clock Oscillator

NBXDBA V, 62.5 MHz / 125 MHz LVPECL Clock Oscillator

NBXDBA V, 75 MHz / 150 MHz LVPECL Clock Oscillator

NBXHGA /3.3 V, MHz LVPECL Clock Oscillator

NBXSBA024, NBXSBB024, NBXMBB V / 3.3 V, MHz LVPECL Clock Oscillator

MC100LVELT20 Product Preview 3.3VНLVTTL/LVCMOS to Differential LVPECL Translator Description The MC100LVELT20 is a 3.3 V TTL/CMOS to differential PECL

MC10ELT22, MC100ELT22. 5VНDual TTL to Differential PECL Translator

NB2879A. Low Power, Reduced EMI Clock Synthesizer

NB3N502/D. 14 MHz to 190 MHz PLL Clock Multiplier

MBD301G, MMBD301LT1G. Silicon Hot-Carrier Diodes. SCHOTTKY Barrier Diodes 30 VOLTS SILICON HOT CARRIER DETECTOR AND SWITCHING DIODES

NB3N508S. 3.3V, 216 MHz PureEdge VCXO Clock Generator with M LVDS Output

P2I2305NZ. 3.3V 1:5 Clock Buffer

P3P85R01A. 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device

PCS2I2309NZ. 3.3 V 1:9 Clock Buffer

NVTFS5124PL. Power MOSFET 60 V, 6 A, 260 m, Single P Channel

NVTFS5826NL. Power MOSFET 60 V, 24 m, 20 A, Single N Channel

NTMFS5C604NL. Power MOSFET. 60 V, 1.2 m, 276 A, Single N Channel

NB4N855S 3.3 V, 1.5 Gb/s Dual AnyLevel to LVDS Receiver/Driver/Buffer/ Translator

NVTFS5116PL. Power MOSFET. 60 V, 14 A, 52 m, Single P Channel

NTMFS4H01N Power MOSFET

NTMFS4936NCT3G. NTMFS4936NC Power MOSFET 30 V, 79 A, Single N Channel, SO 8 FL

NTR4170NT3G. Power MOSFET. 30 V, 3.1 A, Single N Channel, SOT 23

MC10H352. Quad CMOS to PECL* Translator

NTMFS5H409NL. Power MOSFET. 40 V, 1.1 m, 270 A, Single N Channel

NCN Differential Channel 1:2 Mux/Demux Switch for PCI Express Gen3

PZTA92T1. High Voltage Transistor. PNP Silicon SOT 223 PACKAGE PNP SILICON HIGH VOLTAGE TRANSISTOR SURFACE MOUNT

NTNS3164NZT5G. Small Signal MOSFET. 20 V, 361 ma, Single N Channel, SOT 883 (XDFN3) 1.0 x 0.6 x 0.4 mm Package

MMSD301T1G SMMSD301T1G, MMSD701T1G SMMSD701T1G, SOD-123 Schottky Barrier Diodes

MMBFU310LT1G. JFET Transistor. N Channel. These Devices are Pb Free, Halogen Free/BFR Free and are RoHS Compliant. Features.

MC100EP16VS. 3.3V / 5V ECL Differential Receiver/Driver with Variable Output Swing

NTK3139P. Power MOSFET. 20 V, 780 ma, Single P Channel with ESD Protection, SOT 723

NTJS3151P. Trench Power MOSFET. 12 V, 3.3 A, Single P Channel, ESD Protected SC 88

7WB Bit Bus Switch. The 7WB3126 is an advanced high speed low power 2 bit bus switch in ultra small footprints.

PCS3P8103A General Purpose Peak EMI Reduction IC

NCN1154. USB 2.0 High Speed, UART and Audio Switch with Negative Signal Capability

MC10EP142, MC100EP V / 5 VНECL 9 Bit Shift Register

NTTFS3A08PZTWG. Power MOSFET 20 V, 15 A, Single P Channel, 8FL

NTTFS5116PLTWG. Power MOSFET 60 V, 20 A, 52 m. Low R DS(on) Fast Switching These Devices are Pb Free and are RoHS Compliant

PCS2P2309/D. 3.3V 1:9 Clock Buffer. Functional Description. Features. Block Diagram

NTNUS3171PZ. Small Signal MOSFET. 20 V, 200 ma, Single P Channel, 1.0 x 0.6 mm SOT 1123 Package

MUN5311DW1T1G Series.

NLAS7213. High-Speed USB 2.0 (480 Mbps) DPST Switch


LM339S, LM2901S. Single Supply Quad Comparators

MMBTA06W, SMMBTA06W, Driver Transistor. NPN Silicon. Moisture Sensitivity Level: 1 ESD Rating: Human Body Model 4 kv ESD Rating: Machine Model 400 V

NTTFS5820NLTWG. Power MOSFET. 60 V, 37 A, 11.5 m. Low R DS(on) Low Capacitance Optimized Gate Charge These Devices are Pb Free and are RoHS Compliant

NCN1154. DP3T USB 2.0 High Speed / Audio Switch with Negative Swing Capability

NLAS5157. Ultra-Low 0.4 SPDT Analog Switch

NTLUD3A260PZ. Power MOSFET 20 V, 2.1 A, Cool Dual P Channel, ESD, 1.6x1.6x0.55 mm UDFN Package

NSV2029M3T5G. PNP Silicon General Purpose Amplifier Transistor PNP GENERAL PURPOSE AMPLIFIER TRANSISTORS SURFACE MOUNT

MMSZ5221BT1 Series. Zener Voltage Regulators. 500 mw SOD 123 Surface Mount

NB6L V / 3.3V Differential 2 X 2 Crosspoint Switch with LVPECL Outputs. Multi-Level Inputs w/ Internal Termination

MBD110DWT1G MBD330DWT1G. Dual Schottky Barrier Diodes

MUN5216DW1, NSBC143TDXV6. Dual NPN Bias Resistor Transistors R1 = 4.7 k, R2 = k. NPN Transistors with Monolithic Bias Resistor Network

NTHS2101P. Power MOSFET. 8.0 V, 7.5 A P Channel ChipFET

NVLJD4007NZTBG. Small Signal MOSFET. 30 V, 245 ma, Dual, N Channel, Gate ESD Protection, 2x2 WDFN Package

BAT54CLT3G SBAT54CLT1G. Dual Common Cathode Schottky Barrier Diodes 30 VOLT DUAL COMMON CATHODE SCHOTTKY BARRIER DIODES

NUF8001MUT2G. 8-Channel EMI Filter with Integrated ESD Protection

NB7V52M. 1.8V / 2.5V Differential D Flip-Flop w/ Reset and CML Outputs. Multi Level Inputs w/ Internal Termination

NSBC114EDP6T5G Series. Dual Digital Transistors (BRT) NPN Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

MBD301G, MMBD301LT1G, MMBD301LT3G, SMMBD301LT3G. Silicon Hot-Carrier Diodes. Schottky Barrier Diodes

NTLUS3A90PZ. Power MOSFET 20 V, 5.0 A, Cool Single P Channel, ESD, 1.6x1.6x0.55 mm UDFN Package

NVD5117PLT4G. Power MOSFET 60 V, 16 m, 61 A, Single P Channel

BD809 (NPN), BD810 (PNP) Plastic High Power Silicon Transistor 10 AMPERE POWER TRANSISTORS 80 VOLTS 90 WATTS

MJD44H11 (NPN) MJD45H11 (PNP)

NLAS7222B, NLAS7222C. High-Speed USB 2.0 (480 Mbps) DPDT Switches

MJD44H11 (NPN) MJD45H11 (PNP) Complementary Power Transistors. DPAK For Surface Mount Applications

MUN5332DW1, NSBC143EPDXV6, NSBC143EPDP6. Complementary Bias Resistor Transistors R1 = 4.7 k, R2 = 4.7 k

NB7L32M. 2.5V/3.3V, 14GHz 2 Clock Divider w/cml Output and Internal Termination

LOGIC DIAGRAM AND PINOUT ASSIGNMENT V CC TTL PECL 3. MARKING DIAGRAMS* ORDERING INFORMATION PIN DESCRIPTION HLT20 ALYW KLT20 ALYW

NVD5865NL. Power MOSFET 60 V, 46 A, 16 m, Single N Channel

NB3N108K. 3.3V Differential 1:8 Fanout Clock Data Driver with HCSL Outputs

P1P Portable Gaming Audio/Video Multimedia. MARKING DIAGRAM. Features

NB3N853531E. 3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer

NTMS5835NL. Power MOSFET 40 V, 12 A, 10 m

P2042A LCD Panel EMI Reduction IC

NCP A, Low Dropout Linear Regulator with Enhanced ESD Protection

NTJS4405N, NVJS4405N. Small Signal MOSFET. 25 V, 1.2 A, Single, N Channel, SC 88

NTK3043N. Power MOSFET. 20 V, 285 ma, N Channel with ESD Protection, SOT 723

NTA4001N, NVA4001N. Small Signal MOSFET. 20 V, 238 ma, Single, N Channel, Gate ESD Protection, SC 75

NTMS5838NL. Power MOSFET 40 V, 7.5 A, 20 m

NUF6400MNTBG. 6-Channel EMI Filter with Integrated ESD Protection

PCS3P73U00/D. USB 2.0 Peak EMI reduction IC. General Features. Application. Product Description. Block Diagram

NS5S1153. DPDT USB 2.0 High Speed / Audio Switch with Negative Swing Capability

NUF4401MNT1G. 4-Channel EMI Filter with Integrated ESD Protection

NSR0340V2T1/D. Schottky Barrier Diode 40 VOLT SCHOTTKY BARRIER DIODE

MC3488A. Dual EIA 423/EIA 232D Line Driver

NB3N106K. 3.3V Differential 1:6 Fanout Clock Driver with HCSL Outputs

NUF6105FCT1G. 6-Channel EMI Filter with Integrated ESD Protection

NSVEMD4DXV6T5G. Dual Bias Resistor Transistors. NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

ASM3P2669/D. Peak EMI Reducing Solution. Features. Product Description. Application. Block Diagram

MUN5211T1 Series. NPN Silicon Surface Mount Transistor with Monolithic Bias Resistor Network NPN SILICON BIAS RESISTOR TRANSISTORS

NUF8401MNT4G. 8-Channel EMI Filter with Integrated ESD Protection

NTS4172NT1G. Power MOSFET. 30 V, 1.7 A, Single N Channel, SC 70. Low On Resistance Low Gate Threshold Voltage Halide Free This is a Pb Free Device

NTLUF4189NZ Power MOSFET and Schottky Diode

MMUN2111LT1 Series. Bias Resistor Transistors. PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

Transcription:

2.5 V / 3.3 V, 125 MHz / 250 MHz LVS Clock Oscillator The NBXPA019 dual frequency crystal oscillator (XO) is designed to meet today s requirements for 2.5 V and 3.3 V LVS clock generation applications. The device uses a high Q fundamental crystal and Phase Lock Loop (PLL) multiplier to provide selectable 125 MHz or 250 MHz, ultra low jitter and phase noise LVS differential output. This device is a member of ON Semiconductor s PureEdge clock family that provides accurate and precision clock solutions. Available in 5 mm x 7 mm SM (CLCC) package on 16 mm tape and reel in quantities of 1000. Features LVS ifferential Output Uses High Q Fundamental Mode Crystal and PLL Multiplier Ultra Low Jitter and Phase Noise 0.5 ps (12 khz 20 MHz) Selectable Output Frequency 125 MHz (default) / 250 MHz Hermetically Sealed Ceramic SM Package Operating Range: 2.5 V ±5% Operating Range: 3.3 V ±10% Total Frequency Stability 50 ppm These evices are Pb Free, Halogen Free/BFR Free and are RoHS Compliant Applications Ethernet, Gigabit Ethernet Infiniband Base Stations CLK CLK V 6 5 4 6 PIN CLCC LN SUFFIX CASE 848AB 6 PIN CLCC LU SUFFIX CASE 848AC MARKING IAGRAM NBXPA019 125.00/250.00 AAWLYYWWG NBXPA019 = NBXPA019 (±50 PPM) 125.00/250.00 = Output Frequency (MHz) AA = Assembly Location WL = Wafer Lot YY = Year WW = Work Week G = Pb Free Package ORERING INFORMATION evice Package Shipping NBXPA019LN1TAG NBXPA019 125.00/250.00 AAWLYYWWG CLCC 6 (Pb Free) 1000/ Tape & Reel NBXPA019LNHTAG CLCC 6 (Pb Free) 100/ Tape & Reel Crystal PLL Clock Multiplier NBXPA019LU1TAG* NBXPA019LUHTAG* CLCC 6 (Pb Free) CLCC 6 (Pb Free) 1000/ Tape & Reel 100/ Tape & Reel 1 OE 2 FSEL 3 GN Figure 1. Simplified Logic iagram For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BR8011/. *Contact factory for availability. Semiconductor Components Industries, LLC, 2010 March, 2010 Rev. 2 1 Publication Order Number: NBXPA019/

OE 1 6 V FSEL 2 5 CLK GN 3 4 CLK Figure 2. Pin Connections (Top View) Table 1. PIN ESCRIPTION Pin No. Symbol I/O escription ÁÁÁÁÁ 1 ÁÁÁÁ OE ÁÁÁÁÁ LVTTL/LVCMOS ÁÁÁÁÁÁÁÁ Output Enable Pin. When left floating pin defaults to logic HIGH and output is active. Control Input See OE pin description Table 2. ÁÁÁÁÁ 2 FSEL LVTTL/LVCMOS Output Frequency Select Pin. Pin will default to logic HIGH when left open. See Output Á Control InputÁÁÁÁÁÁÁÁ Frequency Select pin description Table 3. ÁÁÁÁÁ 3 ÁÁÁÁ GN ÁÁÁÁÁ Power SupplyÁÁÁÁÁÁÁÁ Ground 0 V ÁÁÁÁÁ 4 ÁÁÁÁ CLK ÁÁÁÁÁ LVS Output ÁÁÁÁÁÁÁÁ Non Inverted Clock Output. Typically loaded with 100 receiver termination resistor across differential pair. ÁÁÁÁÁ 5 CLK LVS Output Inverted Clock Output. Typically loaded with 100 receiver termination resistor across ÁÁÁÁÁ differential pair. Á ÁÁÁÁÁÁÁÁ 6 Power Supply Positive power supply voltage. Voltage should not exceed 2.5 V ±5% or 3.3 V ±10%. V Table 2. OUTPUT ENABLE TRI STATE FUNCTION OE Pin Output Pins Open Active HIGH Level Active LOW Level High Z Table 3. OUTPUT FREQUENCY SELECT FSEL Pin Open (pin will float high) Output Frequency (MHz) 125 HIGH Level 125 LOW Level 250 Table 4. ATTRIBUTES Characteristic Input efault State Resistor ES Protection Human Body Model Machine Model Value 170 k 2 kv 200 V Meets or Exceeds JEEC Standard EIA/JES78 IC Latchup Test 1. For additional Moisture Sensitivity information, refer to Application Note AN8003/. Table 5. MAXIMUM RATINGS Symbol Parameter Condition 1 Condition 2 Rating Units V Positive Power Supply GN = 0 V 4.6 V I out LVS Output Current Continuous Surge T A Operating Temperature Range 40 to +85 C T stg Storage Temperature Range 55 to +120 C T sol Wave Solder See Figure 6 260 C Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 25 50 ma 2

Table 6. C CHARACTERISTICS (V = 2.5 V ± 5% or V = 3.3 V ± 10%, GN = 0 V, T A = 40 C to +85 C) (Note 2) Symbol Characteristic Conditions Min. Typ. Max. Units V O I Power Supply Current 78 105 ma V IH OE and FSEL Input HIGH Voltage 2000 V mv V IL OE and FSEL Input LOW Voltage GN 300 800 mv I IH Input HIGH Current OE FSEL I IL Input LOW Current OE FSEL Change in Magnitude of V O for Complementary Output States (Note 3) 100 100 100 100 +100 +100 +100 +100 A A 0 1 25 mv V OS Offset Voltage 1125 1375 mv V OS Change in Magnitude of V OS for Complementary Output States (Note 3) V OH Output HIGH Voltage V = 2.5 V V = 3.3 V V OL Output LOW Voltage V = 2.5 V V = 3.3 V 0 1 25 mv 1425 1600 mv 900 1075 mv V O ifferential Output Voltage 250 450 mv NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously. 2. Measurement taken with outputs terminated with 100 ohm across differential pair. See Figure 5. 3. Parameter guaranteed by design verification not tested in production. 3

Table 7. AC CHARACTERISTICS (V = 2.5 V ± 5% or V = 3.3 V ± 10%, GN = 0 V, T A = 40 C to +85 C) (Note 4) Symbol Characteristic Conditions Min. Typ. Max. Units f CLKOUT Output Clock Frequency FSEL = HIGH 125 MHz FSEL = LOW 250 f Frequency Stability NBXPA019 (Note 5) ±50 ppm NOISE Phase Noise Performance 100 Hz of Carrier 108/ 103 dbc/hz f CLKout = 125 MHz/250 MHz (See Figures 3 and 4) 1 khz of Carrier 122/ 116 dbc/hz 10 khz of Carrier 129/ 123 dbc/hz 100 khz of Carrier 129/ 124 dbc/hz 1 MHz of Carrier 136/ 131 dbc/hz 10 MHz of Carrier 159/ 156 dbc/hz t jit ( ) RMS Phase Jitter 12 khz to 20 MHz 0.5 0.75 ps t jitter Cycle to Cycle, RMS 1000 Cycles 4 8 ps Cycle to Cycle, Peak to Peak 1000 Cycles 17 35 ps Period, RMS 10,000 Cycles 2 4 ps Period, Peak to Peak 10,000 Cycles 7 20 ps t OE/O Output Enable/isable Time 200 ns t UTY_CYCLE Output Clock uty Cycle (Measured at Cross Point) 48 50 52 % t R Output Rise Time (20% and 80%) 250 400 ps t F Output Fall Time (80% and 20%) 250 400 ps t start Start up Time 1 5 ms Aging 1 st Year 3 ppm Every Year After 1 st 1 ppm NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously. 4. Measurement taken with outputs terminated with 100 ohm across differential pair. See Figure 5. 5. Parameter guarantees 10 years of aging. Includes initial stability at 25 C, shock, vibration and first year aging. 4

Figure 3. Typical Phase Noise Plot at 125 MHz Figure 4. Typical Phase Noise Plot at 250 MHz 5

Table 8. RELIABILITY COMPLIANCE Parameter Standard Method Shock MIL ST 833, Method 2002, Condition B Solderability MIL ST 833, Method 2003 Vibration MIL ST 833, Method 2007, Condition A Solvent Resistance MIL ST 202, Method 215 Resistance to Soldering Heat MIL ST 203, Method 210, Condition I or J Thermal Shock Environment MIL ST 833, Method 1001, Condition A ÁÁÁÁÁ Moisture Resistance Environment MIL ST 833, Method 1004 NBXPA019 river evice CLK CLK Z o = 50 Z o = 50 100 Receiver evice Figure 5. Typical Termination for Output river and evice Evaluation Temperature ( C) 260 217 temp. 260 C 20 40 sec. max. peak 3 C/sec. max. 6 C/sec. max. 175 150 pre heat ramp up cooling reflow Time 60 180 sec. 60 150 sec. Figure 6. Recommended Reflow Soldering Profile 6

PACKAGE IMENSIONS 6 PIN CLCC, 7x5, 2.54P CASE 848AB 01 ISSUE C 4X 0.15 C 1 A B NOTES: 1. IMENSIONING AN TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING IMENSION: MILLIMETERS. TERMINAL 1 INICATOR 0.10 C A1 E2 A3 2 TOP VIEW SIE VIEW 3 H E1 A2 A E C SEATING PLANE MILLIMETERS IM MIN NOM MAX A 1.70 1.80 1.90 A1 0.70 REF A2 0.36 REF A3 0.08 0.10 0.12 b 1.30 1.40 1.50 7.00 BSC 1 6.17 6.20 6.23 2 6.66 6.81 6.96 3 5.08 BSC E 5.00 BSC E1 4.37 4.40 4.43 E2 4.65 4.80 4.95 E3 3.49 BSC e 2.54 BSC H 1.80 REF L 1.17 1.27 1.37 R 0.70 REF SOLERING FOOTPRINT* 1 2 3 e R E3 6X 1.50 5.06 0.10 C A B 0.05 C 6X b 6 5 4 BOTTOM VIEW 6X L 2.54 PITCH 6X 1.50 IMENSION: MILLIMETERS *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLERRM/. 7

PACKAGE IMENSIONS 6 PIN CLCC, 5x3.2, 1.27P CASE 848AC 01 ISSUE O 1 A B NOTES: 1. IMENSIONING AN TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING IMENSION: MILLIMETERS. PIN ONE REFERENCE 2X 2X 0.15 C 0.15 C 0.10 C TOP VIEW E1 A E MILLIMETERS IM MIN MAX A 1.05 1.35 A1 0.35 0.65 A3 0.90 REF b 0.50 0.80 5.00 BSC 1 4.25 4.55 E 3.20 BSC E1 2.45 2.75 E2 2.90 3.20 e 1.27 BSC L 0.75 1.05 A1 A3 METALLIZE ZONES SIE VIEW C SEATING PLANE SOLERING FOOTPRINT* 6X 0.74 6X 1.13 1 E2 3.30 6X L e BOTTOM VIEW 6X b 0.10 C A B 0.05 C PACKAGE OUTLINE 1 1.27 PITCH IMENSION: MILLIMETERS *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLERRM/. PureEdge is a trademark of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORERING INFORMATION LITERATURE FULFILLMENT: Literature istribution Center for ON Semiconductor P.O. Box 5163, enver, Colorado 80217 USA Phone: 303 675 2175 or 800 344 3860 Toll Free USA/Canada Fax: 303 675 2176 or 800 344 3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800 282 9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81 3 5773 3850 8 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NBXPA019/