A high image rejection SiGe low noise amplifier using passive notch filter

Similar documents
Design and optimization of a 2.4 GHz RF front-end with an on-chip balun

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Analysis and design of a V-band low-noise amplifier in 90 nm CMOS for 60 GHz applications

A linearized amplifier using self-mixing feedback technique

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

THE rapid growth of portable wireless communication

Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications

Low-Noise Amplifiers

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

An up-conversion TV receiver front-end with noise canceling body-driven pmos common gate LNA and LC-loaded passive mixer

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

Design of a Low Noise Amplifier using 0.18µm CMOS technology

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

A GSM Band Low-Power LNA 1. LNA Schematic

A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier

A 3 8 GHz Broadband Low Power Mixer

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

A COMPACT DUAL-BAND POWER DIVIDER USING PLANAR ARTIFICIAL TRANSMISSION LINES FOR GSM/DCS APPLICATIONS

Low-output-impedance BiCMOS voltage buffer

Design of A Wideband Active Differential Balun by HMIC

A low noise amplifier with improved linearity and high gain

A Compact GHz Ultra-Wideband Low-Noise Amplifier in 0.13-m CMOS Po-Yu Chang and Shawn S. H. Hsu, Member, IEEE

DISTRIBUTED amplification is a popular technique for

A 2 GHz 20 dbm IIP3 Low-Power CMOS LNA with Modified DS Linearization Technique

Design of Wideband Low Noise Amplifier using Negative Feedback Topology for Motorola Application

Design of Single to Differential Amplifier using 180 nm CMOS Process

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

High Gain Low Noise Amplifier Design Using Active Feedback

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain

A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

A 2-V 10.7-MHz CMOS Limiting Amplifier/RSSI

Design of a CMOS Distributed Power Amplifier with Gradual Changed Gain Cells

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale

International Journal of Pure and Applied Mathematics

A new class AB folded-cascode operational amplifier

RFIC DESIGN EXAMPLE: MIXER

Post-Linearization of Differential CMOS Low Noise Amplifier Using Cross-Coupled FETs

High-efficiency class E/F 3 power amplifiers with extended maximum operating frequency

Research and Design of Envelope Tracking Amplifier for WLAN g

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A Transformer Feedback CMOS LNA for UWB Application

RF2418 LOW CURRENT LNA/MIXER

Quiz2: Mixer and VCO Design

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

RF transmitter with Cartesian feedback

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

CMOS LNA Design for Ultra Wide Band - Review

A HIGH FIGURE-OF-MERIT LOW PHASE NOISE 15-GHz CMOS VCO

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

A novel RF envelope detector with ultra-wide operation frequency range and enhanced transient response speed

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Design of Low Noise Amplifier Using Feedback and Balanced Technique for WLAN Application

H/V linear regulator with enhanced power supply rejection

2005 IEEE. Reprinted with permission.

2.Circuits Design 2.1 Proposed balun LNA topology

Application Note 1299

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

A novel DC and PWM dual-mode dimming circuit for the WLED driver

Research Article Ultra-Low-Voltage CMOS-Based Current Bleeding Mixer with High LO-RF Isolation

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

VLSI Design Considerations of UWB Microwave Receiver and Design of a 20.1 GHz Low Noise Amplifier for on-chip Transceiver

Wide-Band Low Noise Amplifier for LTE Applications

PROJECT ON MIXED SIGNAL VLSI

CHAPTER 2 THE DESIGN OF ACTIVE POLYPHASE FILTER

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications

A GHz High Gain LNA for Broadband Applications.

ULTRA-WIDEBAND (UWB) radio has become a popular

Design and Analysis of a Transversal Filter RFIC in SiGe Technology

A Compact W-Band Reflection-Type Phase Shifter with Extremely Low Insertion Loss Variation Using 0.13 µm CMOS Technology

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

Dual-Frequency GNSS Front-End ASIC Design

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Design A Distributed Amplifier System Using -Filtering Structure

Streamlined Design of SiGe Based Power Amplifiers

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #3: Analysis and Simulation of a CMOS LNA

A 2.4GHz Cascode CMOS Low Noise Amplifier

WITH the rapid proliferation of numerous multimedia

Simulation of GaAs phemt Ultra-Wideband Low Noise Amplifier using Cascaded, Balanced and Feedback Amplifier Techniques

A Novel Integrated Circuit Driver for LED Lighting

LNAs with Step Attenuator and VGA

Int. J. Electron. Commun. (AEU)

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

Design of an Inductor-Less LNA Using Resistive Feedback Topology for UWB Applications

Transcription:

LETTER IEICE Electronics Express, Vol., No.3, 5 A high image rejection SiGe low noise amplifier using passive notch filter Kai Jing a), Yiqi Zhuang, and Huaxi Gu 2 Department of Telecommunication Engineering, Xidian University, RFIC Design Lab, Xi an, China 2 Department of Telecommunication Engineering, Xidian University, Advanced Networking Technology Lab, Xi an, China a) jkflip flop 63 com Abstract: A new design is presented that combines a low-noise amplifier (LNA) with a new passive base-collector notch filter based on Jazz 0.8 μm SiGe technology. Extra capacitor is introduced in notch filter, eliminating the operating-frequency input mismatch in formal base-collector notch filters. Results show that LNA obtains a 4dBS 2 enhancement of 4. db and a 7 db increase S of 5 db at 20.5 GHz, image rejection ratio is 33.5 db. IIP3 is 3.43 dbm at the operating frequency for a power consumption of 8 mw from a 3 V power supply. Keywords: LNA, notch filter, SiGe, IRR Classification: Integrated circuits References [] Y.-S. Lin, C.-Z. Chen, H.-Y. Yang, C.-C. Chen, J.-H. Lee, G.-W. Huang and S.-S. Lu: IEEE Trans. Microw. Theory Tech. 58 (200) 287. [2] R.-M. Weng and P.-S. Lin: IEEE ICCAS (2004) 293. [3] H.-Y. Kang, T.-K. Nguyen, C.-S. Pyo and Y.-S. Jang: Analog Integr. Circ. Signal Processing 74 (203) 577. [4] T. Masuda, N. Shiramizu, T. Nakamura and K. Washio: RFICS (2009) 307. [5] T. Masuda, N. Shiramizu, T. Nakamura and K. Washio: SiRF (200) 32. [6] H.-K. Chen, Y.-S. Lin and S.-S. Lu: IEEE Trans. Microw. Theory Tech. 58 (200) 2092. [7] C.-H. Wu, Y.-S. Lin, J.-H. Lee and C.-C. Wang: RWS (202) 227. [8] Y. Gao, Y. Zheng and B.-L. Ooi: RFICS (2007) 47. [9] R. A. Baki and M. N. El-Gamal: ISCAS (2004) 960. [0] T.-K. Nguyen, N.-J. Oh, C.-Y. Cha, Y.-H. Oh, G.-J. Ihm and S.-G. Lee: IEEE Trans. Microw. Theory Tech. 53 (2005) 538. [] Y.-H. Chen, H.-H. Hsieh and L.-H. Lu: IEEE Trans. Microw. Theory Tech. 56 (2008) 043. Introduction In superheterodyne architecture, suppression of image-frequency signals is

one of the most fundamental performances [], thus notch filters are required to provide an image-rejection-ratio (IRR) to least more than 30 db in order to filter out the undesired image signal [2]. [3] introduces active notch filter to compensate parasitic resistance of on-chip inductor to achieve a large Q notch filter. This is, however, not preferred because negative impedance means more power consumption. [4, 5] introduce a notch-filter between base and collector in LNA which shows great IRR. However, S in these LNAs are unsatisfying, that is, about 8 db. This is shown in Table I which compares main performances of [4, 5] and this paper at similar frequency. Suffixes im and op indicate the image signal and operating frequency signal. Good IRR can ensure a good image rejection, but poor input match at operating frequency may degrade the useful signal injection performance [8, 9]. Attentions should be made that [3] adopts an extra capacitor to tune the operating frequency without affecting the image frequency, this is, theoretically, can also be utilized in passive filters. In order to optimize the input match as well as save power [0], a new passive IR filter is introduced. Table I. Performances of image-rejection LNAs 2 Proposed notch filter design The whole LNA architecture is shown in Fig. with notch filter enclosed in the line box. By using resistive feedback and input π network [6, 7], wideband LNA is designed. The input 50 Ω is formed by the resistive feedback. Cascode topology is used to increase isolation between input and output which can enhance the performance of S and Noise Figure Fig.. LNA architecture 2

(NF) []. Capacitor C Extra is added in the notch filter for two reasons: ) To fulfill the input π network. 2) To optimize the operating frequency. Fig. 2 shows the small signal of notch filter and matching network looking from the Z in2 direction. C C,Q znd C BE2 are the collector capacitor of Q and base-emitter capacitor of Q 2 correspondingly. Even [4, 5] also adopt the same base-collector notch filter configuration only with the difference of not adding C Extra, derivations of image and operating frequency are roughly p set as = ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi p L ðc þ C 2 Þ and = ffiffiffiffiffiffiffiffiffiffiffiffiffiffi L C 2, this is actually inaccurate in these cases. The inaccuracy mainly comes from the fact that base of input transistor is not directly connected to an ac ground whereas to the right terminal of input match network (shown in Fig. 2), so new analysis is needed include the impact of source resistance R S and match network. Fig. 2. Small signal architecture of notch filter and matching network In Fig. 2, C Extra is divided into two parts: C Extra and C Extra2. C Extra is included in matching together with C BE to form π network, this can decrease the required value of C BE, thus enhancing the linearity of LNA. Even though this will drop the gain a little, but with the consideration of linearity and the quasi-exponential characteristic of C BE along with baseemitter voltage, adding C Extra is a good compromise. The other part C Extra2 is included in the notch circuit. To understand this component s function, expression of Z in2 is given as Z in2 ¼B s 2 L þs R S jj s 2 L C C 2 ðþdþþs R S jj sc Extra2 sc Extra2 þ C þc 2 C C 2 EþC C 2 þc þc C;Q þc BE2 () ð B ¼ C þ C 2 Þ s (2) E ¼ D ¼ C þ C C;Q þ C BE2 C þ C 2 þ C C;Q þ C BE2 C C;Q þ C BE2 ð C þ C 2 Þ (3) C C 2 ðc þ C 2 Þ C C;Q þ C BE2 (4) C C 2 Symbols B, D and E in () are shown in (2) (4). Unlike [4], because first order expressions exist on numerator and denominator in (), poles and zeros are conjugate which are not easily to solve. However, it is shown that with the existence of C Extra2, weight of first order expression decreases as frequency goes up. For example, the amplitude of R S in parallel with C Extra2 is 50 Ω, but at 20 GHz, this value is only 20 Ω. After the shrink of these expressions, and based on () and some simplifications, the image and 3

operating frequency can be expressed as sffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi f im 2 L ðc þ C 2 Þ sffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi f op C þ C C;Q þ C BE2 2 L C C 2 ð þ DÞ (5) (6) f im is the image frequency and f op is the gain peak frequency. From (5) and (6), the zero is same as [2, 3, 4, 5] and the pole is determined by notch components. It is interesting to find that C Extra is not located in (6); this is because this capacitor is used to attenuate the impact of source resistance, making the base terminal of Q act like an ac ground at desired frequency. 3 Results and disscussion The schematic of a prototype image-rejection LNA circuit is designed and realized in Jazz 0.8-μm SiGe BiCMOS technology. All inductors are onchip elements, and as a result of the input matching and operating frequency optimization, the notch circuit is designed to have L of 0.46 nh, a C Extra of 300 ff, a C 2 of 200 ff and a C of 50 ff. L is 0.46 nh and C in is 50 ff. Resistors of R F and R are 500 Ω and 300 Ω.Power consumption is 8 mw at 3 V voltage supply. Simulation results are shown in Fig. 3 which consists of S and S 2 with and without C Extra. Because image frequency has the same expression, S and S 2 are almost unchanged in two conditions at f im, but enhancements is lead to by the addition of C Extra2 at f op, indicated in (6). From Fig. 3, the optimization point A is drawn down to B by the addition of C Extra, leading to an increase of S 2 as well. S is increased to 5 db from 8 db. Operating S 2 was 4. db and image rejection gain was 9.5 db which means the IRR was 33.50 db. Figure 4 gives the noise performance with and without C Extra. As can be seen, noises of two conditions are same at image frequency, and because gain is increased at operating frequency shown in Fig. 3, noise is optimized. Large signal characteristic is shown in Fig. 5 at 20 GHz, it is found that linearity is enhanced with C Extra, this is mainly because C Extra contributes capacitance of π network, and nonlinear characteristics of C BE and Fig. 3. Simulated S and S 2 frequency-dependence with and without extra capacitor C Extra 4

Fig. 4. NF of proposed LNA with and without C Extra Fig. 5. Large signal characteristics of LNA with and without notch filter transconductance of Q are decreased as the base-emitter voltage drops down a bit. 4 Conclusions A new LNA base-collector notch filter has been presented. The proposed image-rejection filter employs a third-order notch filter and extra capacitor is added to optimize the circuit performances. Compared to the formal researches, this new topology can ensure a good input match and linearity at operating frequency. Acknowledgments This work is supported by the National Natural Science Foundation of China (6306033, 60760), the Ph.D. Programs Foundation of Ministry of Education of China (2020203007). 5