Low Pass Filtering for Checker with Input Noise from Mechanical Relays

Similar documents
EE283 Electrical Measurement Laboratory Laboratory Exercise #7: Digital Counter

Optimizing System Throughput with the NI PXI ½-Digit FlexDMM

ECE 2274 Lab 2. Your calculator will have a setting that will automatically generate the correct format.

ELM409 Versatile Debounce Circuit

BEST BMET CBET STUDY GUIDE MODULE ONE

Understanding Destructive LC Voltage Spikes

ECE 2274 Lab 2 (Network Theorems)

Preliminary simulation study of the front-end electronics for the central detector PMTs

T6+ Analog I/O Section. Installation booklet for part numbers: 5/4-80A-115 5/4-90A-115 5/4-80A /4-90A-1224

AN-1106 Custom Instrumentation Amplifier Design Author: Craig Cary Date: January 16, 2017

High Current MOSFET Toggle Switch with Debounced Push Button

Application Note Radiation Hardened Point-of-Load Regulators, MHP8564 / 8565 / 8566 / 8567 LAN - 001

Microcircuit Electrical Issues

Chapter 13: Comparators

Application description AN1014 AM 462: processor interface circuit for the conversion of PWM signals into 4 20mA (current loop interface)

2520 Pulsed Laser Diode Test System

BME/ISE 3512 Bioelectronics Laboratory Two - Passive Filters

Differential-Mode Emissions

Lab E5: Filters and Complex Impedance

DLVP A OPERATOR S MANUAL

The Oscilloscope. Vision is the art of seeing things invisible. J. Swift ( ) OBJECTIVE To learn to operate a digital oscilloscope.

Application Note # 5438

Tabor Electronics Signal Amplifiers. Quick Start Guide

Exercise 2: High-Pass Filters

CHAPTER 8 PHOTOMULTIPLIER TUBE MODULES

TONE DECODER / PHASE LOCKED LOOP PIN FUNCTION 1 OUTPUT FILTER 2 LOW-PASS FILTER 3 INPUT 4 V + 5 TIMING R 6 TIMING CR 7 GROUND 8 OUTPUT

STMISOLA LINEAR ISOLATED STIMULATOR

DIGITAL ELECTRONICS WAVE SHAPING AND PULSE CIRCUITS. September 2012

Numerical Oscillations in EMTP-Like Programs

EE 3101 ELECTRONICS I LABORATORY EXPERIMENT 9 LAB MANUAL APPLICATIONS OF IC BUILDING BLOCKS

The Problem of Interference

Single Channel Loop Detector

Physics 303 Fall Module 4: The Operational Amplifier

LABORATORY 4. Palomar College ENGR210 Spring 2017 ASSIGNED: 3/21/17

Phy 335, Unit 4 Transistors and transistor circuits (part one)

Using the EVM: PFC Design Tips and Techniques

Lab 4 - Operational Amplifiers 1 Gain ReadMeFirst

Experiment (1) Principles of Switching

IS31AP4066D DUAL 1.3W STEREO AUDIO AMPLIFIER. January 2014 KEY SPECIFICATIONS

Number of Lessons:155 #14B (P) Electronics Technology with Digital and Microprocessor Laboratory Completion Time: 42 months

1 Second Time Base From Crystal Oscillator

BY JASON SOUCHAK, Megger

Electronic PRINCIPLES

Scale Manufacturers Association (SMA) Recommendation on. Electrical Disturbance

Application Note 58 Crystal Considerations with Dallas Real Time Clocks

University of Jordan School of Engineering Electrical Engineering Department. EE 204 Electrical Engineering Lab

INTRODUCTION TO AC FILTERS AND RESONANCE

Operational Amplifiers

FACTFILE: GCSE Technology and Design

Tone decoder/phase-locked loop

American Power Design, Inc.

APPLICATION NOTE 3671 Data Slicing Techniques for UHF ASK Receivers

Lecture Fundamentals of Data and signals

Chapter 8: Field Effect Transistors

LABORATORY EXPERIMENT. Infrared Transmitter/Receiver

Methods for Reducing Emissions from Switching Power Circuits. A. McDowell, C. Zhu and T. Hubing

Lab 3: AC Low pass filters (version 1.3)

FACTFILE: GCSE Technology and Design

High Current Amplifier

EE 368 Electronics Lab. Experiment 10 Operational Amplifier Applications (2)

Waveform Generators and Oscilloscopes. Lab 6

A Simple Notch Type Harmonic Distortion Analyzer

ELECTRONICS LABORATORY PART 2 ISTANBUL COMMERCE UNIVERSITY. Assoc. Prof. Serhan Yarkan

Using Fusion for Closed-Loop Power Supply Margining

LM555 and LM556 Timer Circuits

Filters And Waveform Shaping

Intermittent transient earth fault protection

Associate In Applied Science In Electronics Engineering Technology Expiration Date:

Alternating Current Page 1 30

Calhoon MEBA Engineering School. Study Guide for Proficiency Testing Industrial Electronics

DesignCon Noise Injection for Design Analysis and Debugging

Dual 2.6W Stereo Audio Amplifier

EXPERIMENT 1: Characteristics of Passive and Active Filters

Basics of Partial Discharge. Prepared for 2015 Phenix RSM Meeting January 2015

Project 1 Final System Design and Performance Report. Class D Amplifier

PAiA 4780 Twelve Stage Analog Sequencer Design Analysis Originally published 1974

Oscilloscope Applications MREC Rural Energy Conference 2012 Prepared by Paul Ortmann, P.E. /

Lab 9: Operational amplifiers II (version 1.5)

Experiment 1: Instrument Familiarization (8/28/06)

Keywords: linear regulators, LDO, transient, input protection, PSRR, power supply noise

Sirindhorn International Institute of Technology Thammasat University

Data acquisition and instrumentation. Data acquisition

Effects of Initial Conditions in a DRSSTC. Steven Ward. 6/26/09

Crystal Radio Engineering Diode Detectors

Decoupling capacitor placement

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

SP6003 Synchronous Rectifier Driver

University of Jordan School of Engineering Electrical Engineering Department. EE 219 Electrical Circuits Lab

Chapter 2 Analog-to-Digital Conversion...

Switching Time and Conduction Voltage Drop

Figure 2 shows the actual schematic for the power supply and one channel.

Experiment 1: Instrument Familiarization

P a g e 1 ST985. TDR Cable Analyzer Instruction Manual. Analog Arts Inc.

Electrical noise in the OR

ENGR4300 Test 3A Fall 2002

Precision Switchable Vout Regulator for OTP Applications

On-Line Students Analog Discovery 2: Arbitrary Waveform Generator (AWG). Two channel oscilloscope

Multivibrators. Department of Electrical & Electronics Engineering, Amrita School of Engineering

UNIT 2. Q.1) Describe the functioning of standard signal generator. Ans. Electronic Measurements & Instrumentation

Addressing Electromagnetic Interference Issues with Phidgets

Transcription:

Low Pass Filtering for Checker with Input Noise from Mechanical Relays Cognex Vision Products Business Unit 4/1/2014 Version 1.0

1 Preconditions - Checker is connected to a PLC via discrete I/O to perform job change, retrain or trigger. - The PLC outputs are mechanical relays. - The Checker inputs are configured for current sink operation (InputCommon = Ground) 2 Symptoms - Job change does not appear to work or the selected job isn t the job that was requested. Typically this is an intermittent problem, sometimes it works but often it doesn t. Typically the selected job is a job in a higher numbered slot. - The Checker retrain or trigger doesn t occur as expected. Sometimes extra retrain or trigger events occur. 3 Description of the issue If the PLC employs mechanical relays, the output will not make a clean, monotonic change from the OFF (0 volt) state to the on (12-24 volt) state. Rather the contacts will bounce for some period of time before settling to the closed (i.e. ON) position. During this settling time the Checker can view the input as having switched more than once. A normal input signal is shown below in Figure 1. In this case the Trigger input rises cleanly to 24 volts, remains there for 200ms, and returns to the off state. If a Checker receives a clean signal of this type on any of the job change, retrain, or trigger inputs the behavior will be as expected.. Figure 1: Normal input signal behavior to the Checker 2

Two cases are known to result in incorrect behavior. - Noisy or non-monotonic edges - Cross talk When using mechanical relays, the input signal could look like the one shown in figure 2. In this case the signal requires a long time to settle to the final ON state and contains two intermediate states where the signal plateaus. Checker could interpret this signal as multiple events rather than single pulse. During the relay settling time the signal could also exhibit full scale swings at frequencies higher than the signal contains under normal operation. For example a signal developed using a mechanical relay with a nominal on time of 500ms could contain pulses that last hundreds of microseconds while the contacts settle to the closed (i.e. ON) state. This could also result in multiple events being detected. Figure 2: Noisy input signal to the Checker The other issue is cross talk. During the relay settling interval high-frequency pulses of significant amplitude could be generated. The energy from these signals could couple onto other conductors within the cable. This scenario is also more of an issue as the length of the I/O cable increases. An example of such as signal is shown is Figure 3. 3

Figure 3: Crosstalk on the Checker input signal 4 Low Pass Filter Solution To avoid the unwanted, short length signals, a low pass filter is recommended. This filter can also eliminate the signals which have a high frequency. The low-pass filter circuit can also be used to suppress high-frequency transients which could couple into adjacent wires resulting in extra pulses or triggers being detected by Checker. Figure 4: Low Pass Filter Circuit Diagram The filter contains a resistor and capacitor. The resistor should be connected in series with the load and the capacitor in parallel with the load. This technique only works with the input configured to operate in current sink mode. To determine the recommended resistor and capacitor, the following formula is used: 4

where is the cutoff frequency, R is the filter series resistance. C is the parallel filter capacitance. The value of R should be kept low so as not to significantly alter the switching characteristics of the input. Values of 200 ohms or less is recommended. For most applications selecting the fundamental frequency of the signal should suffice. For example if the expected job change signal contains 25ms pulses at a 50ms interval than setting to 20Hz (1/0.050 = 20Hz) should work. This will filter out sporadic noise pulses whose width is on the order fo 2.5ms or less. If we set R = 169 ohms the required value of C is 47uf. The final wiring diagram for the filter, PLC and Checker will be: PLC Output (V in ) Checker Trigger, Job Change, Job Select or Retrain (V out ) PLC Common Checker Input Common Figure 5: Low Pass Filter Wiring Diagram for Checker Please note that using this filter on the trigger input could add significant latency to the trigger time depending upon the actual RC time constant of the filter. The trigger response will be slower when compared to a direct connection to the trigger line. 5 Questions and Feedback For any questions or feedback on this document, please contact Cognex Technical Support. 5