Update: SOI Wafer Market Continues Its Growth

Similar documents
1Q04 Update: Silicon Demand Will Move to a Full Recovery

3Q03 Silicon Wafer Update: Demand Continues Recovery

Silicon Wafer Demand Outlook: Forecast Update, 2Q03

Silicon Wafer Demand Forecast Update, 4Q03

4Q02 Update: Semiconductor Capacity Still on Hold

Indicators Point to Sustainable Semiconductor Market Recovery

Power Management Semiconductors: A Preliminary Look

India: The Future Looks Promising

SEMICONDUCTOR INDUSTRY ASSOCIATION FACTBOOK

4Q03 Update: Semiconductor Capital and Equipment Spending

Global Robotic Surgery Market: Industry Analysis & Outlook ( )

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

COM C. Rozwell

ISSCC 2003 / SESSION 1 / PLENARY / 1.1

2010 IRI Annual Meeting R&D in Transition

Global Image Sensor Market with Focus on Automotive CMOS Sensors: Industry Analysis & Outlook ( )

It s Time for 300mm Prime

Reducing MEMS product development and commercialization time

Flip-Chip Bumping Services: Driving Value-Added Businesses

Europe's Standard Shows Way Forward for Private Mobile Radio

Case Study: Accenture Technology Labs Drives Innovation

Military Robotics - Emerging Trends and Future Outlook. Reference code: DF4580PR Published: July 2015 Single user price: US$1950

8 th Edition. Global Digital PTP Radio Market Analysis and Forecast, April 2012

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

Triple i - The key to your success

European Enterprises Should Delay a Deployment

ASML Market dynamics. Dave Chavoustie EVP Sales Analyst Day, September 30, 2004

2014 PRODUCTION FORECASTS FOR THE GLOBAL ELECTRONICS AND INFORMATION TECHNOLOGY INDUSTRIES

Global Virtual Reality Market: Industry Analysis & Outlook ( )

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016

GaN is Finally Here for Commercial RF Applications!

CHINA STRONG PROMOTION OF SEMICONDUCTOR INDUSTRY PROACTIVE APPROACH WITH POWER DEVICES

Intel s Breakthrough in High-K Gate Dielectric Drives Moore s Law Well into the Future

MarketsandMarkets. Publisher Sample

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

MEMS On-wafer Evaluation in Mass Production Testing At the Earliest Stage is the Key to Lowering Costs

Yole Developpement. Developpement-v2585/ Publisher Sample

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

Intel Demonstrates High-k + Metal Gate Transistor Breakthrough on 45 nm Microprocessors

21 st Annual Needham Growth Conference

Visual & Virtual Configure-Price-Quote (CPQ) Report. June 2017, Version Novus CPQ Consulting, Inc. All Rights Reserved

Lecture #29. Moore s Law

Intel's 65 nm Logic Technology Demonstrated on 0.57 µm 2 SRAM Cells

White Paper Stratix III Programmable Power

32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family

EE 434 Lecture 2. Basic Concepts

Hype Cycle for Semiconductors, 2003

Probe Year In Review

Unlocking Unexploited Opportunities in the Chinese Foundry

Used Semiconductor Manufacturing Equipment: Looking for Sales in All the Right Places. Study Number MA108-09

Vietnam General Manager Intel Corporation

Capcom Co., Ltd. (Tokyo Stock Exchange, First Section, 9697) 3rd Quarter Report Fiscal year ending March 31, 2019

EMT 251 Introduction to IC Design

SOI technology platforms for 5G: Opportunities of collaboration

Intel s High-k/Metal Gate Announcement. November 4th, 2003

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

Shandong Government Suggestions on Implementing New Document 4 to Speed up IC Industry Development

Markets for On-Chip and Chip-to-Chip Optical Interconnects 2015 to 2024 January 2015

NSN W-CDMA/LTE 2100MHz Remote Radio Unit 210W (3 x 70W) A.101 Model FRGP B1. April 2014

INTRODUCTION TO MOS TECHNOLOGY

DUV. Matthew McLaren Vice President Program Management, DUV. 24 November 2014

The Technology Economics of the Mainframe, Part 3: New Metrics and Insights for a Mobile World

OUCH THE WORLD S FASTEST GROWING SEMICONDUCTOR MARKET

MICROPROCESSOR TECHNOLOGY

MEMS Sensors: From Automotive. CE Applications. MicroNanoTec Forum Innovations for Industry April 19 th Hannover, Germany

In this issue: Current Market Dynamics and Future Growth Trends for Smart Water Metering in the United States

Glass Substrates for Semiconductor Manufacturing

CMP: Where have we been and where are we headed next? Robert L. Rhoades, Ph.D. NCCAVS CMPUG Meeting at Semicon West San Francisco, July 10, 2013

2013 venture capital trends summary

Semiconductor Industry Insights 1990

Compound Semiconductor Center

Noel Technologies. Provider of Advanced Lithography and Semiconductor Thin Film Services

Electronic Material Systems

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS

Lithography in our Connected World

2nd-Generation Low Loss SJ-MOSFET with Built-In Fast Diode Super J MOS S2FD Series

Intel Technology Journal

April 7, Sulzer Ltd Annual General Meeting 2016 Speech Greg Poux-Guillaume, Chief Executive Officer. Dear Shareholders,

INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE

420 Intro to VLSI Design

IMPACT OF 450MM ON CMP

GaN: Applications: Optoelectronics

Legacy & Leading Edge Both are Winners

Global Tissue Paper Market Report

Static Power and the Importance of Realistic Junction Temperature Analysis

More specifically, I would like to talk about Gallium Nitride and related wide bandgap compound semiconductors.

Industry Outlook September 2015

Ridgetop Group, Inc.

Practical Information

Engineered substrates - at the heart of 4G/5G FEM evolution

ME 434 MEMS Tuning Fork Gyroscope Amanda Bristow Stephen Nary Travis Barton 12/9/10

Keysight Technologies MEMS On-wafer Evaluation in Mass Production

Variation-Aware Design for Nanometer Generation LSI

David B. Miller Vice President & General Manager September 28, 2005

Global Artificial Intelligence (AI) Semiconductor Market: Size, Trends & Forecasts ( ) August 2018

W ith development risk fully borne by the equipment industry and a two-year delay in the main

PrimePACK of 7th-Generation X Series 1,700-V IGBT Modules

Analysis and Processing of Power Output Signal of 200V Power Devices

FinFET vs. FD-SOI Key Advantages & Disadvantages

Transcription:

Gartner Dataquest Alert Update: SOI Wafer Market Continues Its Growth The results of Gartner Dataquest's latest survey of the silicon on insulator (SOI) wafer market indicate demand grew 16 percent in 2001 over the previous year and reached 28 MSI (including captive demand). The SOI wafer segment was expected to be affected by the silicon wafer market's largest recorded downturn since 1985 of 29 percent in 2001. But Gartner Dataquest's survey indicates that the SOI wafer market showed double-digit growth in the four consecutive years since 1998 (not to mention a 119 percent increase in 1998), showing that the market ramped up. Looking at market breakdown by film segment, ultra thin/thin film SOI wafer demand registered animpressive42percentgrowthfollowingthestronggrowthin2000,totaling19msi.onthe other hand, thick film SOI wafer demand was unable to avoid the impacts of the market downbeat and shrank 17 percent to 9 MSI. As a result, the ultra thin/thin film segment increased its share to approximately 68 percent of total SOI wafer demand in 2001. In particular, thin film SOI wafer demand has been fueled by increased volume production by IBM and other leading SOI device manufacturers for data processing applications, such as high-end servers and PCs. In addition, leading-edge device vendors such as AMD and Motorola contribute by stepping up their commercialization efforts for SOI devices. In contrast, thick film SOI wafer demand, which still relies on aeronautical and industrial equipment and military applications, was hit hard by the curtailed capital spending on industrial machinery and equipment. Gartner Dataquest estimates that about one-half of SOI wafer demand in 2001 came from the data processing sector. Major Assumptions for SOI Wafer Demand Forecast Gartner Dataquest's SOI wafer market forecast is based on the forecast of device demand in six major applications, namely data processing, communication, consumer electronics, industrial electronics, military and aeronautics, and automotive electronics. Then, device demand in each application is linked to demand for different device categories (for example, micro component and MOS logic). To determine the correlation between device demand forecast (market size on a value basis) for each application and silicon wafer demand (surface area), a concept of revenue per square inch to represent wafer consumption is used to forecast wafer demand. In the process, the percentage of SOI technology adoption is added to the device demand trend in each application for the forecast period. Also, the variation of price per square inch according to the anticipated changes in wafer price is taken into account. In summary, Gartner Dataquest's SOI wafer demand forecast model is based on the following market forecast and perspective for electronics equipment production, semiconductor market and driving applications of SOI technology by Gartner Dataquest: September 17, 2002 2002 Gartner, Inc. 1

Electronics production undergoes a moderate recovery in 2002 and will resume expansion in 2003, led by the data processing sector. The compound annual growth rate (CAGR) between 2001 and 2006 is an average 6 percent, with the value of production reaching $1,428.7 billion in 2006. Linked to the electronics production trend, the device market will record a CAGR of 9 percent during the five-year period and will reach $247.6 billion in 2006. The device market trend for each of the six applications is primarily based on Gartner Dataquest's forecast in the first half of 2002. Between 2001 and 2007, SOI device demand will be driven by data processing, communication and consumer electronics. In terms of device, thin film SOI devices will be mainly used for highspeed, low-voltage, low-power consumption and high-voltage devices, whereas thick film SOI devices are driven by demand for power and high dielectric devices. SOI Wafer Demand Forecast Update Using the forecast model, SOI wafer demand up to 2007 is shown in Figure 1. In 2002, demand will remain firm as the leading SOI device vendors boost device production and the second-tier ones step up their development efforts. However, as the consumer electronics market, including PC, which is expected to bolster SOI device demand, has still to make a full recovery because of the staggering economy, the continued curtailment of IT investment, and the hovering consumer spending, SOI wafer demand will fall short of full-fledged growth to support volume production. The growth rate in 2002 will become moderate at 24 percent. Figure 1 SOI Wafer Demand Forecast, 2001-2007 MSIs 300 250 200 150 100 50 0 2001 2002 2003 2004 2005 2006 2007 109921-00-01 Source: Gartner Dataquest (September 2002) September 17, 2002 2002 Gartner, Inc. 2

Between 2003 and 2007, SOI device demand will be driven mostly by three key applications: data processing, communication and consumer electronics. More precisely, thin film SOI devices will be mainly used for high-speed, low-voltage, low-power consumption and high-voltage devices, whereas thick film SOI devices are driven by a demand for power and high dielectric devices. In particular, thin film SOI device demand in the data processing sector will ramp up in 2003 or 2004, when volume production of devices using 0.13 to 0.1 micron design rules becomes full-fledged. In 2002 and 2003, a major impetus will lead manufacturers such as IBM and AMD; this production trend will determine the market growth. In 2004 and afterwards, the market will grow rapidly as driven by capacity expansion of the forerunners and increased commitment of new entrants to SOI technology particularly foundries. Finally, ultra thin SOI wafer demand will ramp up, triggered by commercialization of 0.1-micron technology. The actual timing will depend on the level of perfection of SOI technology, including cost-effectiveness. In conclusion, Gartner Dataquest predicts that demand will record a CAGR of 47 percent between 2001 and 2007 for a market size of 279 MSI in 2007. More details on the SOI market conditions and the forecast results are discussed in a forthcoming Gartner Dataquest Focus Report. Gartner Dataquest Perspective The focal point of future SOI wafer market growth lies in 300mm, ultra thin film SOI wafer demand. And an ultra thin film SOI device integrates SOI technology with several leading-edge technologies to target maximization of device performance for high-speed and low-power applications. As announced by leading device vendors, next-generation devices, including SOI, will use a gate material having high dielectric constant to control the increase in leak currents caused by thin gate dielectrics an inevitable consequence of miniaturization of a process node. Another leading-edge technology is "strained silicon," which introduces distortion in transistor channels to reduce dispersion of electrons, increase mobility of carriers and increase the device operating speed. Several companies, including Intel, have announced it. High mobility means a higher drive current, which enables the lowering of a gate voltage and the device's power consumption. Various implementation methods for strained silicon are under consideration, and the most promising method is to use the mismatching of lattice formed by the SiGe layer. This solution seems to be suitable for combination with SOI technologies, which are already being studied by several leading device vendors. Also, the Japanese semiconductor industry, which lags in development of SOI devices, is working on this through the "MIRAI" project that was initiated by the industry consortium. As for thick film SOI wafer, vendors are exploring new applications beyond conventional devices, such as microelectromechanical systems (MEMS). For instance, ADI Belfast (former BCO Technologies), which is a micromachined product division of Analog Devices, fabricates and markets multilayered SOI wafer substrate materials (called "MultiBond") for 3D MEMS and optical MEMS applications. The multilayered SOI wafer substrate contains silicon single crystal layers, on which a micro system or an optical device for 3D MEMS/mechanical optical electrical mechanical systems (MOEMS) applications can be formed. Thus, this SOI substrate material is expected to September 17, 2002 2002 Gartner, Inc. 3

expand device applications, such as accelerators, pressure sensors, optical switches and optical wave guides in MEMS/MOEMS applications. Up to now, the SOI wafer market has been achieving expansion with an increased level of perfection of SOI device technology and application. In the future, it will move to a new growth stage where market expansion is driven by integration with other leading-edge technologies. Gartner Dataquest believes that the future outlook for the market will hinge pretty much on key technology trends related to SOI wafer technology as well as the major trends in applications. By Takashi Ogawa September 17, 2002 2002 Gartner, Inc. 4

This document has been published to the following Marketplace codes: SEMC-WW-DA-0054 For More Information... In North America and Latin America: +1-203-316-1111 In Europe, the Middle East and Africa: +44-1784-268819 In Asia/Pacific: +61-7-3405-2582 In Japan: +81-3-3481-3670 Worldwide via gartner.com: www.gartner.com The content herein is often based on late-breaking events whose sources are believed to be reliable. Gartner disclaims all warranties as to the accuracy, completeness or adequacy of the information. Gartner shall have no liability for errors, omissions or inadequacies in the information contained herein or for interpretations thereof. The conclusions, projections and recommendations represent Gartner's initial analysis. As a result, our positions are subject to refinements or major changes as Gartner analysts gather more information and perform further analysis. Entire contents 2002 Gartner, Inc. All rights reserved. Reproduction of this publication in any form without prior written permission is forbidden. 109921