Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction

Similar documents
Experiment # 4. Binary Addition & Subtraction. Eng. Waleed Y. Mousa

COMBINATIONAL LOGIC CIRCUIT First Class. Dr. AMMAR ABDUL-HAMED KHADER

Binary Adder and Subtractor circuit

;UsetJand : Llto Record the truth. LAB EXERCISE 6.1 Binary Adders. Materials. Procedure

Combinational Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

COMBINATIONAL CIRCUIT

4:Combinational logic circuits. 3 July

UNIT III. Designing Combinatorial Circuits. Adders

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

UNIT-IV Combinational Logic

EXPERIMENT NO 1 TRUTH TABLE (1)

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

CHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA

Department of Electronics and Communication Engineering

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

Laboratory Manual CS (P) Digital Systems Lab

Subtractor Logic Schematic

TABLE 3-2 Truth Table for Code Converter Example

Exercise 2: OR/NOR Logic Functions

DELD MODEL ANSWER DEC 2018

Exercise 1: EXCLUSIVE OR/NOR Gate Functions

Function Table of an Odd-Parity Generator Circuit

Lab 2: Combinational Circuits Design

Sr. No. Instrument Specifications. TTL (Transistor-Transistor Logic) based on bipolar junction transistors

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS

Exercise 1: AND/NAND Logic Functions

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

Digital. Design. R. Ananda Natarajan B C D

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru

DESIGN OF 4 BIT BINARY ARITHMETIC CIRCUIT USING 1 S COMPLEMENT METHOD

Combinational Logic Circuits. Combinational Logic

Lesson: Binary Arithmetic and Arithmetic Circuits-2. Lesson Developer: Dr. Divya Haridas

Combinational Circuits DC-IV (Part I) Notes

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

Chapter 1: Digital logic

2 Building Blocks. There is often the need to compare two binary values.

Topic Notes: Digital Logic

Linear & Digital IC Applications (BRIDGE COURSE)

Gates and Circuits 1

Digital Electronics. Functions of Combinational Logic

Spec. Instructor: Center

Lab Report: Digital Logic

COLLEGE OF ENGINEERING, NASIK

Dhanalakshmi College of Engineering

DESIGN OF MODIFIED AND UNERRING FOUR BIT BINARY SIGNED SUBTRACTOR

Adder (electronics) - Wikipedia, the free encyclopedia

CHAPTER 1 INTRODUCTION

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405


Satish Chandra, Assistant Professor, P P N College, Kanpur 1

BCD Adder. Lecture 21 1

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Digital Electronics (Code: )

Chapter 1 Binary Systems

Structural VHDL Implementation of Wallace Multiplier

COMPUTER ARCHITECTURE AND ORGANIZATION

SIMULATION DESIGN TOOL LABORATORY MANUAL

WEEK 4.1. ECE124 Digital Circuits and Systems Page 1

CSE 370 Winter Homework 5 Solutions

Logic Circuit Design

Binary Addition. Boolean Algebra & Logic Gates. Recap from Monday. CSC 103 September 12, Binary numbers ( 1.1.1) How Computers Work

Unit 3. Logic Design

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012

Digital Electronic Concepts

Propagation Delay, Circuit Timing & Adder Design

Practical Workbook Logic Design & Switching Theory

Rectifiers and Filters

FULL ADDER USING MULTIPLEXER

Gates and and Circuits

Design and Simulation of 32-Bit Carry-Ripple Adder using HSPICE and Mentor Graphics

DELD UNIT 3. Question Option A Option B Option C Option D Correct Option A B C

Digital System Design

NUMBER SYSTEM AND CODES

INTEGRATED CIRCUITS. 74F583 4-bit BCD adder. Product specification Apr 06. IC15 Data Handbook

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline

FPGA IMPLENTATION OF REVERSIBLE FLOATING POINT MULTIPLIER USING CSA

FUNCTION OF COMBINATIONAL LOGIC CIRCUIT

Approximate Hybrid Equivalent Circuits. Again, the impedance looking into the output terminals is infinite so that. conductance is zero.

CHW 261: Logic Design

MSI Design Examples. Designing a circuit that adds three 4-bit numbers

Exercises: Fundamentals of Computer Engineering 1 PAGE: 1

Comparative Analysis of Various Adders using VHDL

Computer Architecture: Part II. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

ANALOGUE AND DIGITAL ELECTRONICS STUDENT S WORKBOOK U3: DIGITAL ELECTRONICS

TECH 3232 Fall 2010 Lab #1 Into To Digital Circuits. To review basic logic gates and digital logic circuit construction and testing.

Odd-Prime Number Detector The table of minterms is represented. Table 13.1

Written exam IE1204/5 Digital Design Friday 13/

CPE 100L LOGIC DESIGN I

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Design and Analysis of a New Power Efficient Half Subtractor at Various Technologies

DMI COLLEGE OF ENGINEERING

Transcription:

Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction Objectives: 1. To study adder and subtractor circuits using logic gates. 2. To construct and test various adders and subtractor circuits. 3.1 Background: 1. Adders: Adder circuit is a combinational digital circuit that is used for adding two numbers. A typical adder circuit produces a sum bit (denoted by S) and a carry bit (denoted by C) as the output. Typically adders are realized for adding binary numbers but they can be also realized for adding other formats like BCD (binary coded decimal). Adder circuits are of two types: Half adders and Full adders. a. Half Adder Half adder is a combinational arithmetic circuit that adds two bits and produces a sum bit (S) and carry bit (C) as the output. If A and B are the input bits, then sum bit (S) is the X-OR of A and B and the carry bit (C) will be the AND of A and B. From this it is clear that a half adder circuit can be easily constructed using one X-OR gate and one AND gate. The truth table, and the XOR/AND realization of a half adder are shown in the figure below. The logic expressions for s and c are: Sum=A'B+AB' =A Carry=AB B Page 1

b. Full Adder: Full adder is a logic circuit that adds two input operand bits plus a Carry in bit and outputs a Carry out bit and a sum bit. The Sum out (Sout) of a full adder is the XOR of input operand bits A, B and the Carry in (Cin) bit. The Truth table and logic diagram of a 1 bit Full adder is shown below. A full adder can be implemented using two half adders as shown in the figure. Block diagram Logic expressions: Sum = A B Cin Carry = AB + Cin(A B ) Block diagram of full adder using two half adders Logic diagram of Full Adder Page 2

2. Subtractors: The subtraction of two binary numbers may be accomplished by taking the complement of the subtrahend and adding it to the minuend. By this method, the subtraction operation becomes an addition operation requiring full adders for its machine implementation. It is possible to implement subtraction with logic circuits in a direct manner. By this method, each subtrahend bit of the number is subtracted from its corresponding significant minuend bit to form a different bit. If the minuend bit is smaller than the subtrahend bit, a 1 is borrowed from the next significant position. The fact that a 1 has been borrowed must be conveyed to the next higher pair of bits by means of a binary signal coming out (output) of a given stage and going into (input) the next higher stage. a) Half Subtractor: The half-subtractor is a combinational circuit which is used to perform subtraction of two bits. It has two inputs, X (minuend) and Y (subtrahend) and two outputs D (difference) and B (borrow). b) Full Subtractor The full-subtractor is a combinational circuit which is used to perform subtraction of three bits. It has three inputs, X (minuend) and Y (subtrahend) and Z (subtrahend) and two outputs D (difference) and B (borrow) Page 3

3. Parallel Addition: In parallel addition, an n-bit parallel adder requires n full-adders, and all bits of X and Y are applied simultaneously. The output carry from one fulladder is connected to the input carry of the next full adder, the carry of the first stage is often considered as 0. As soon as the carries are generated, the correct sum bits emerge from the sum outputs of all full adders. 74LS83 74LS83 4-Bit Binary adder IC 1. Adder-Subtractor: In digital circuits, an adder subtractor is a circuit that is capable of adding or subtracting numbers (in particular, binary). Below is a circuit that does adding or subtracting depending on a control signal (s). when s=0 the circuit add binary number A to binary number B each of four bits resulting in SUM of four bit and output carry C4. When s=1 the circuit adds the 2 s complement of B to A resulting in difference S3 to S0 and C4 decided wither to complement the output result or not. \ Page 4

3.2 Prelab 1. Write down the truth table for each part in the labwork below 2. Draw pin connection diagram and function table of the binary adder 74ls83 Ic using data sheet. Parts list: KL-31001 trainer kit, lab module KL-33004, and 7483(binary adder). 3.3 Lab work: Part I : Half-Adder a) Construct the circuit of HA using module KL-33004 block a, connect inputs A and B to data switches and outputs F1 (carry) and F2 (sum) to LEDs, and do any other connections using clips. Record the truth table of the circuit and compare with that in your prelab. Page 5

Part II: Full-Adder Construct the circuit of FA using module KL-33004 block a, connect inputs A, B and C to data switches and outputs F3 (carry) and F5 (sum) to LEDs. and do any other connections using clips Record the truth table of the circuit and compare with that in your prelab. Part III: Subtractors Construct the circuit of HS and FS using module KL-33004 block a, connect inputs to data switches and outputs to LEDs, do the necessary connections. Record the truth tables of the two circuits and compare with that in your prelab. Part IV: 4-bit Parallel Adder using 74LS83 Use module KL-33004 block b to construct a 4-bit parallel adder Connect inputs X3~X0, and Y3~Y0 to DIP Switches DIP1: 3~0 and DIP2:3~0 respectively. Connect Y5(cin) to 0 for the circuit to act as adder. Connect Σ0, Σ1, Σ2, Σ3, C4 to LEDs L5~L1. Follow input sequences in the table below, record C4 and sum in hexadecimal numbers. Y X Σ F1 (carry) 0 0 0 6 0 F 1 6 3 6 4 F 8 7 9 9 A B C E F F Page 6

Part V: 4-bit Parallel Subtractor using 74LS83 a) Repeat the steps in part 4 but connect Y5 to logic one this time for the circuit to act as a subtractor. b) Follow input sequences in the table below, record C4 and difference in hexadecimal numbers. According to the value of C4 decide if the output difference need to be complemented or not and explain why. Y X difference F1 (carry) Need to complement 0 6 3 6 5 F 6 1 9 6 F E 9 9 A B C E F F 3.4 Exercise 1. Design an 8 bit parallel adder using two ICs 7483. Show schematic diagram. 2. Design a BCD adder using two ICs 7483. Show in schematic diagram the circuit connections. Page 7