MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

Similar documents
MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

MK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

ICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

Features VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND

Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND

LOCO PLL CLOCK MULTIPLIER. Features

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

MK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

LOCO PLL CLOCK MULTIPLIER. Features

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

NETWORKING CLOCK SYNTHESIZER. Features

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

PCI-EXPRESS CLOCK SOURCE. Features

FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER. Features VDD PLL1 PLL2 GND

MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

MK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS7152A SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram. Product Lineup DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET

MK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

ICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

ICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET

MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS276 TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

ICS501 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET

Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2)

3.3 VOLT FRAME RATE COMMUNICATIONS PLL MK1574. Features. Description. Block Diagram DATASHEET

MK3721 LOW COST 16.2 TO 28 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET. MK3721D is recommended for new designs.

LOW PHASE NOISE CLOCK MULTIPLIER. Features

ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET

MK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts

CLOCK DISTRIBUTION CIRCUIT. Features

MK AMD GEODE GX2 CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET

ICS663 PLL BUILDING BLOCK

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA

ICS PLL BUILDING BLOCK

1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

MK DIFFERENTIAL SPREAD SPECTRUM CLOCK DRIVER. Features. Description. Block Diagram DATASHEET

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

Addr FS2:0. Addr FS2:0

IDT5V80001 MOST CLOCK INTERFACE. Description. Features. Block Diagram DATASHEET

FemtoClock Crystal-to-LVDS Clock Generator

ICS83021I. Features. General Description. Pin Assignment. Block Diagram 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR

ICS507-01/02 PECL Clock Synthesizer

ICS83056I-01. General Description. Features. Block Diagram. Pin Assignment 6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01

ICS83032I 75MHZ, 3 RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS. 75MHZ, 3RD OVERTONE Integrated OSCILLATOR W/DUAL ICS83032I

ICS Pin Configuration. Features/Benefits. Specifications. Block Diagram DATASHEET LOW EMI, SPREAD MODULATING, CLOCK GENERATOR.

NB3N502/D. 14 MHz to 190 MHz PLL Clock Multiplier

FEATURES 2:1 single-ended multiplexer Q nominal output impedance: 15Ω (V DDO BLOCK DIAGRAM PIN ASSIGNMENT 2:1, SINGLE-ENDED MULTIPLEXER ICS83052I

Features. Applications

PT7C4502 PLL Clock Multiplier

Features. Applications

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

Low-Cost Notebook EMI Reduction IC. Applications. Modulation. Phase Detector

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

BLOCK DIAGRAM PIN ASSIGNMENTS. 8302I-01 Datasheet. Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output

PL600-27T CLK0 XIN/FIN 1. Xtal Osc CLK1 XOUT CLK2. Low Power 3 Output XO PIN ASSIGNMENT FEATURES DESCRIPTION CLK2 GND VDD FIN CLK0 SOT23-6L

Low-Power, 1.62V to 3.63V, 1MHz To 150MHz, 1:2 Fanout Buffer IC OE CLK1. DFN-6L (2.0 x 1.3 x 0.6mm) FIN CLK1

Features. 1 CE Input Pullup

FemtoClock Crystal-to-3.3V LVPECL Clock Generator ICS843011C

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

FemtoClock Crystal-to-LVCMOS/LVTTL Clock Generator ICS840022I-02 DATA SHEET. General Description. Features. Block Diagram.

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

ICS Glitch-Free Clock Multiplexer

Transcription:

DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL) technology to synthesize one of four frequencies from the 14.31818 MHz reference. In an 8-pin SOIC, the MK1413 can save component count, board space, and cost over crystals and oscillators, and increase reliability by eliminating three expensive mechanical devices from the board. IDT offers many other clocks for computers and computer peripherals. Consult IDT when you need to remove crystals and oscillators from your board. Features Packaged in 8-pin SOIC Pb (lead) free package Input crystal or clock frequency of 14.31818 MHz Provides master MPEG clocks for 32 khz, 44.1 khz, and 48 khz sampling rates Output clock frequencies of 8.192 MHz, 11.2896 MHz, 12.288 MHz, and 16.9344 MHz Low jitter 25 ma drive capability at TTL levels (at 5.0 V) 3.3 V or 5.0 V (±10%) supply voltage Advanced, low-power CMOS process Block Diagram VDD 14.31818 MHz crystal or clock input X1 X2 S1:0 2 Crystal Buffer/ Crystal Oscillator Clock Synthesis and Control Circuitry CLK Optional crystal load capacitors (see page 3 for details) GND IDT / ICS 1 MK1413 REV G 051310

Pin Assignment Audio Clock Output Selection Table S1 S0 Audio Clock (pin 5) Accuracy (ppm) X1 1 8 X2 0 0 8.192 MHz -2 ppm VDD GND NC 2 3 4 7 6 5 S0 S1 CLK 0 1 11.2896 MHz -24 ppm 1 0 12.288 MHz -2 ppm 1 1 16.9344 MHz -24 ppm 8-pin SOIC Pin Descriptions Pin Number Pin Name Pin Type Pin Description 1 X1 Input Crystal connection. Connect this pin to a 14.31818 MHz crystal or clock. 2 VDD Power Connect to 3.3 V or 5 V. 3 GND Power Connect to ground. 4 NC No connect. 5 CLK Output Audio clock output as per table above. 6 S1 Input Frequency Select 1 input. Determines CLK output as per table above. 7 S0 Input Frequency Select 0 input. Determines CLK output as per table above. 8 X2 Output Crystal connection to a 14.31818 MHz crystal or leave unconnected for clock input. IDT / ICS 2 MK1413 REV G 051310

Application Information Series Termination Resistor Clock output traces should use series termination. For series terminating a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line and as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω. Crystal Load Capacitors The device crystal connections should include pads for capacitors from X1 to ground and from X2 to ground, and a parallel rsonant 14.31818 MHz crystal is recommended. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. To reduce possible noise pickup, use very short PCB traces (and no vias) been the crystal and device. The value (in pf) of each crystal load capacitor should equal (C L -4) x2, where C L is the crystal s load (correlation) capacitance in pf. The frequency tolerance of the crystal should be 50 ppm or better.for a clock input, connect X1 and leave X2 unconnected. Because these capacitors adjust the stray capacitance of the PCB, check the output frequency using your final layout to see if the value of C should be changed. PCB Layout Recommendations Observe the following guidelines for optimum device performance and lowest output phase noise: 1) Each 0.01µF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical. 2) The external crystal should be mounted next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces. 3) To minimize EMI, and obtain the best signal integrity, the 33Ω series termination resistor should be placed close to the clock output. 4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). Other signal traces should be routed away from the MK1413. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device. IDT / ICS 3 MK1413 REV G 051310

Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the MK1413. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Item Supply Voltage, VDD All Inputs and Outputs Ambient Operating Temperature Storage Temperature Junction Temperature Soldering Temperature (max of 10 seconds) Rating 7 V -0.5 V to VDD+0.5 V 0 to +70 C -65 to +150 C 125 C 260 C Recommended Operation Conditions Parameter Min. Typ. Max. Units Ambient Operating Temperature 0 +70 C Power Supply Voltage (measured in respect to GND) +3.0 +5.5 V DC Electrical Characteristics Unless stated otherwise, VDD = 5.0 V ±10%, Ambient Temperature 0 to +70 C Parameter Symbol Conditions Min. Typ. Max. Units Operating Voltage VDD 3.0 5.5 V Input High Voltage V IH input clock only (VDD/2)+1 VDD/2 V Input Low Voltage V IL input clock only VDD/2 (VDD/2)-1 V Output High Voltage V OH I OH = -4 ma VDD-0.4 V Output High Voltage V OH I OH = -25 ma 2.4 V Output Low Voltage V OL I OL = 25 ma 0.4 V Supply Current IDD 5 V, no Load 12 ma Supply Current IDD 3.3 V, no Load 7 ma Input Capacitance C IN S0, S1 pins 7 pf Synthesize Frequency Error With exact 25 ppm crystal IDT / ICS 4 MK1413 REV G 051310

AC Electrical Characteristics Unless stated otherwise, VDD = 5.0 V ±10%, Ambient Temperature 0 to +70 C Parameter Symbol Conditions Min. Typ. Max. Units Input Clock or Crystal Frequency 14.31818 MHz Input Crystal Accuracy 50 ppm Input Clock Duty Cycle Time above VDD/2 20 80 % Output Clock Rise Time t OR 0.8 to 2.0 V 1.5 ns Output Clock Fall Time t OF 2.0 to 0.8 V 1.5 ns Output Clock Duty Cycle Time above VDD/2 40 50 60 % Absolute Clock Period Jitter 200 ps One Sigma, Clock Period Jitter 70 ps Note: Typical values are at 25 C Thermal Characteristics Parameter Symbol Conditions Min. Typ. Max. Units Thermal Resistance Junction to θ JA Still air 150 C/W Ambient θ JA 1 m/s air flow 140 C/W θ JA 3 m/s air flow 120 C/W Thermal Resistance Junction to Case θ JC 40 C/W IDT / ICS 5 MK1413 REV G 051310

Package Outline and Package Dimensions (8-pin SOIC, 150 mil Body) Package dimensions are kept current with JEDEC Publication No. 95 Millimeters Inches* INDEX AREA 8 1 2 D E H Symbol Min Max Min Max A 1.35 1.75.0532.0688 A1 0.10 0.25.0040.0098 B 0.33 0.51.013.020 C 0.19 0.25.0075.0098 D 4.80 5.00.1890.1968 E 3.80 4.00.1497.1574 e 1.27 BASIC 0.050 BASIC H 5.80 6.20.2284.2440 h 0.25 0.50.010.020 L 0.40 1.27.016.050 α 0 8 0 8 *For reference only. Controlling dimensions in mm. A h x 45 A1 - C - C e B SEATING PLANE.10 (.004) C L Ordering Information Part / Order Number Marking Shipping Packaging Package Temperature MK1413SLF MK1413SL Tubes 8-pin SOIC 0 to +70 C MK1413SLFTR MK1413SL Tape and Reel 8-pin SOIC 0 to +70 C "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments. IDT / ICS 6 MK1413 REV G 051310

Innovate with IDT and accelerate your future networks. Contact: www.idt.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support www.idt.com/go/clockhelp Corporate Headquarters Integrated Device Technology, Inc. www.idt.com 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA