PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A

Similar documents
PI90LV031A. 3V LVDS High-Speed Differential Line Drivers. Description. Features. Applications PI90LV027A PI90LV031A PI90LV017A

3V LVDS Quad Flow-Through Differential Line Driver. Features. Description. Block Diagram. Pin Configuration. Truth Table

Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663

Single, 3 V, CMOS, LVDS Differential Line Receiver ADN4662

Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664

3 V, LVDS, Quad, CMOS Differential Line Driver ADN4665

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

3 V LVDS Quad CMOS Differential Line Driver ADN4667

3 V, LVDS, Quad CMOS Differential Line Receiver ADN4666

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

3 V LVDS Quad CMOS Differential Line Receiver ADN4668

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram.

DS90C031 LVDS Quad CMOS Differential Line Driver

FIN1532 5V LVDS 4-Bit High Speed Differential Receiver

DS90LV017A LVDS Single High Speed Differential Driver

DS90C032B LVDS Quad CMOS Differential Line Receiver

LVTTL/LVCMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration.

2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux

LVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

FIN1108 LVDS 8-Port, High-Speed Repeater

UT54LVDM031LV Low Voltage Bus-LVDS Quad Driver Data Sheet September, 2015

DS90C032 LVDS Quad CMOS Differential Line Receiver

Description Q0+ Q0- Q1+ Q1- Q2+ Q2- VDD Q3+ Q3- Q4+ Q4- CLK_SEL CLK0. nclk0 Q5+ Q5- SYNC_OE Q6+ Q6- CLK1. nclk1 Q7+ Q7- VEE Q8+ Q8- Q9+ Q9-

FIN V LVDS High Speed Differential Driver/Receiver

PI3CH360. Low Voltage, High-Bandwidth, 3-Channel 2:1 Mux/DeMux, NanoSwitch. Features. Description. Block Diagram. Pin Configuration.

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description

ILX485. Low-Power, RS-485/RS-422 Transceivers TECHNICAL DATA

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

UT54LVDS032 Quad Receiver Advanced Data Sheet

PI5C3384 PI5C3384C PI5C32384 (25Ω)

TOP VIEW MAX9111 MAX9111

PI3V314. Low On-Resistance, 3.3V High-Bandwidth 3-Port, 4:1 Mux/DeMux VideoSwitch. Features. Description. Pin Configuration.

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

UT54LVDS031 Quad Driver Data Sheet September,

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

SPLVDS032RH. Quad LVDS Line Receiver with Extended Common Mode FEATURES DESCRIPTION PIN DIAGRAM. Preliminary Datasheet June

PI3HDMI412-B. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch based on TMDS Signaling Standard

PI5C32X384/32X384C. 20-Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram.

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram

PI6C :8 Clock Driver for Intel PCI Express Chipsets. Description. Features. Pin Configuration. Block Diagram

800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch

PI3V514. Low On-Resistance, 3.3V High-Bandwidth 5-port, 4:1 Mux/DeMux VideoSwitch. Description. Features. Pin Configuration.

PI90LV01/PI90LVB01. Features ÎMeets Î or Exceeds ANSI TIA/EIA Standard ÎSignaling Î rates up to 660 Mbps

PI5V330A. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features: Description. Pin Diagram. Block Diagram. Pin Description.

Quad LVDS Line Receiver with Flow-Through Pinout and In-Path Fail-Safe

Description. Table 1. Device summary. Reference SMD pin Quality level Package Lead finish Mass EPPL (1) Engineering model

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features.

PI2DBS GHz, Differential Broadband Signal Switch, 2-Differential Channel, 2:1 Mux/DeMux Switch

DS90LV032A 3V LVDS Quad CMOS Differential Line Receiver

PI6C High Performance LVPECL Fanout Buffer. Features. Description. Applications. Pin Configuration (20-Pin TSSOP) Block Diagram

TOP VIEW. Maxim Integrated Products 1

PI6C B. 3.3V Low Jitter 1-to-4 Crystal/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram

MM74HC86 Quad 2-Input Exclusive OR Gate


PI3L V Quad, 2:1 Mux/DeMux Fast Ethernet LAN Switch w/ Single Enable. Description. Features. Applications. Pin Configuration.

PI74LPT244. Fast CMOS 3.3V 8-Bit Buffer/Line Driver. Features. Description. Block Diagram. Pin Configuration

PI6C V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux /Q4 /Q5 /Q6 /Q3

Single/Dual LVDS Line Receivers with In-Path Fail-Safe

PI2PCIE V, PCI Express Gen2 Compliant, 4-Differential Channel, 2:1 Mux/DeMux Switch

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

! Flow-Through Pinout. ! Guaranteed 500Mbps Data Rate. ! 300ps Pulse Skew (Max) ! Conform to ANSI TIA/EIA-644 LVDS Standards. ! Single +3.

DS96172/DS96174 RS-485/RS-422 Quad Differential Line Drivers

PI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table.

UT54LVDS032 Quad Receiver Data Sheet September 2015

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4

Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23

PI6ULS5V9509 Level Translating I 2 C-Bus/SMBus Repeater with Tiny Package

DS90LV048A 3V LVDS Quad CMOS Differential Line Receiver

100LVELT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

DS91D180/DS91C180 Multipoint LVDS (M-LVDS) Line Driver/Receiver

PI3PCIE V, PCI Express Lane, (4-Channel), Differential Mux/Demux with Bypass. Features. Description. Truth Table

DS26C31T/DS26C31M CMOS Quad TRI-STATE Differential Line Driver

LVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver

Description D2+A D2-A D3+A D3-A D0+B D0-B D1+B D1-B D2+B D2-B D3+B D3-B AUX+ A AUX- A HPD A CAB_DETA/LEDA AUX+ B AUX- B HPD B CAB_DETB/LEDB

MAX9177EUB -40 C to +85 C 10 µmax IN0+ INO- GND. Maxim Integrated Products 1

PI90LV9637. LVDS High-Speed Differential Line Receivers. Features. Description. Applications PI90LV9637

NOT RECOMMENDED FOR NEW DESIGNS

SP26LV431 HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE DRIVER

PI5L

SP3486 and SP V Low Power Quad RS-485/RS-422 Line Drivers

Is Now Part of To learn more about ON Semiconductor, please visit our website at

PI6C V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Configuration

UT54LVDS032LV/E Low Voltage Quad Receiver Data Sheet October, 2017

LVDS/Anything-to-LVPECL/LVDS Dual Translator

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

PI3CH360 3-Channel 2:1 Mux/DeMux, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

DS90C402 Dual Low Voltage Differential Signaling (LVDS) Receiver

SN65LVDM31 HIGH-SPEED DIFFERENTIAL LINE DRIVER

DS90LV018A 3V LVDS Single CMOS Differential Line Receiver

SN75150 DUAL LINE DRIVER

14-Bit Registered Buffer PC2700-/PC3200-Compliant

UT54LVDM055LV Dual Driver and Receiver Data Sheet June, 2016

Transcription:

PI90LV03A PI90LV027A PI90LV07A 3V LVDS High-Speed Differential Line Drivers Features Signaling Rates >400Mbps (200 MHz) Single 3.3V Power Supply Design ±30mV Differential Swing Maximum Differential Skew of 0.4ns Maximum Propagation Delay of 2.0ns Maximum Power Dissipation: 2mW @ 200 MHz/driver Low Voltage TTL (LVTTL) Inputs Industrial Temperature Operating Range: -40 C to 8 C Meets or Exceeds IEEE 96.3 SCI LVDS Standard Meets or Exceeds ANSI/TIA/EIA-644 LVDS Standard Packaging (Pb-free & Green available): PI90LV07A & PI90LV027A - 8-pin SOIC (W) - 8-pin MSOP (U) PI90LV03A - 6-pin SOIC (W) - 6-pin TSSOP (L) Description The PI90LV03A, PI90LV027A, and PI90LV07A are differential line drivers that use low-voltage differential signaling (LVDS) to support data rates in excess of 400 Mbps. These products are designed for applications requiring high-speed, low-power consumption and low noise generation. A low voltage TTL/CMOS input level is translated by the device into a low-voltage (30mV) differential output signal. Exclusive to the PI90LV03A quad driver is a power-down mode that 3-states the outputs and places the device in a low-power idle state (3mW typical). Applications Applications include point-to-point and multidrop baseband data transmission over controlled impedance media of approximately 00 ohms. The transmission media can be printed circuit board traces, backplanes, or cables. The PI90LV03A, PI90LV027A, PI90LV07A and companion line receivers (PI90LV032A, PI90LV028A, and PI90LV08A) provide new alternatives to RS-232, PECL, and ECL devices for high-speed, point-to-point interface applications. PI90LV027A PI90LV03A DIN D DOUT+ DOUT- VCC DIN DIN2 GND 2 3 4 8-Pin U,W 8 7 6 DOUT- DOUT+ DOUT2+ DOUT2- DIN DIN2 D D2 DOUT+ DOUT- DOUT2+ DOUT2- EN DOUT3- DOUT3+ DIN3 DIN DOUT+ DOUT- DOUT2- DOUT2+ DIN2 GND 2 3 4 6 7 8 6-Pin L,W 6 4 3 2 0 9 EN* VCC DIN4 DOUT4+ DOUT4- DIN2 DIN3 DIN4 EN EN* D2 D3 D4 DOUT2+ DOUT2- DOUT3+ DOUT3- DOUT4+ DOUT4- PI90LV07A VCC DIN NC GND 2 3 4 8-Pin U,W 8 7 6 DOUT- DOUT+ NC NC DIN D DOUT+ DOUT-

Function Tables PI90LV03A Enables Input Outputs EN EN D OUT H X H H L H X L L H X L H H L Pin Descriptions Name D O+ D O GND Description TTL/CMOS driver input pins Non-inverting driver output pins Inverting driver output pins Ground pin X L L L H V CC Positive power supply pin, +3.3V ±0% L H X Z Z PI90LV027A Input Outputs Recommended Operating Conditions Min. Typ. Max. Units H H L L L H PI90LV07A Input Outputs Supply Voltage (V CC ) Operating Free Air Temperature +3.0 +3.3 +3.6 V 40 +2 +8 C H H L L L H Absolute Maximum Ratings (see Note, Page 4) Supply Voltage (V CC )... 0.3V to +4.0V Input Voltage ( )... 0.3V to (V CC +0.3V) Enable Input Voltage (EN, EN*)... 0.3V to (V CC +0.3V) Output Voltage (, )... 0.3V to +3.9V Short Circuit Duration (, )...Continuous S Package... 70mW Derate S Package...8.mW/ C above +2 C Storage Temperature Range...-6 C to +0 C Lead Temperature Range Soldering (4s)...+260 C Maximum Junction Temperature...+0 C ESD Rating... 6kV Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2

Electrical Characteristics Over supply voltage and operating temperature ranges, unless otherwise specified. (Notes 2,3,4) PI90LV03A / PI90LV027A / PI90LV07A Symbol Parameter Conditions Pin Min. Typ. Max. Units V OD Differential Output Voltage 20 30 40 mv DV OD Change in Magnitude of V OD for Complementary Output States R L = 00W (Fig.) 4 3 ImVI V OS Offset Voltage.2.2.37 V DV OS Change in Magnitude of V OS for Complementary Output States 2 ImVI V OH Output Voltage High.38.6 V V OL Output Voltage Low 0.90.03 V IH Input Voltage High EN 2.0 V CC EN* V IL Input Voltage Low GND 0.8 I IH Input Current V IN = V CC or 2.V -0 ± +0 ma I IL Input Current V IN = GND or 0.4V -0 ± +0 V CL Input Clamp Voltage I CL = -8mA -. -0.8 V I OS Output Short Circuit Current ENABLED, (0) = V CC, = 0V or = GND, = 0V -6.0-9.0 ma I OSD Differential Output Short Circuit Current ENABLED, V OD = 0V (0) -6.0-9.0 I OFF Power-off Leakage V OUT = 0V or 3.6V, V CC = 0V or Open -20 ± +20 ma I OZ Output Three-State Current EN = 0.8V and EN* = 2.0V V OUT = 0V or V CC -0 ± +0 I CC I CCL No Load Supply Current Drivers Enable Loaded Supply Current Drivers Enabled = V CC or GND R L = 00W All Channels, = V CC or GND (all inputs) V CC.0 8.0 23 30 ma I CCZ No Load Supply Current Drivers Disabled = V CC or GND, EN = GND, EN* = V CC 2.6 6.0 3

Switching Characteristics V CC = +3.3V ±0%, T A = -40 C to +8 C (Notes 3,9,) Symbol Parameter Conditions Min. Typ. Max. Units tphld tplhd Differential Propagation Delay High to Low Differential Propagation Delay Low to High Rl = 00W, Cl = 0pF (Figures 2 & 3) 0.8 0.8.8.2 2.0 2.0 tskd Differential Pulse Skew Itphld - tplhdi () 0 0.07 0.4 ns tskd2 Channel-to-Channel Skew (6) 0 0. 0. tskd3 Differential Part-to-Part Skew (7) 0.0 tskd4 Differential Part-to-Part Skew (8) 0.2 ttlh Rise Time 0.38. tthl Fall Time 0.40. tphz Disable Time High to Z Rl = 00W, tplz Disable Time Low to Z Cl = 0pF (Figures 4 & ) tpzh Enable Time Z to High 7 tpzl Enable Time Z to Low 7 tmax Maximum Operating Frequency (3) 200 20 MHz Notes:. Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of Electrical Characteristics specifies conditions of device operation. 2. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except: V OD and V OD. 3. All typicals are given for: V CC = +3.3V, T A = +2 C. 4. The PI90LV03A/PI90LV027A/PI90LV07A are current mode devices and only functions within datasheet specifications when a resistive load is applied to the driver outputs typical range is (90Ω to 0Ω).. tskd, Itphld - tplhdi is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel. 6. tskd2 is the Differential Channel-to-Channel Skew of any event on the same device. 7. tskd3, Differential Part-to-Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same Vcc and with C of each other within the operating temperature range. 8. tskd4, Part-to-Part Skew, is the differential Channel-to-Channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. tskd4 is defined as IMax - MinI differential propagation delay. 9. Generator waveform for all tests unless otherwise specified: f = MHz, Zo = 0Ω, tr ns, and t f ns. 0. Output short circuit current (I OS ) is specified as magnitude only, minus sign indicates direction only.. C L includes probe and jig capacitance. 2. All input voltages are for one channel unless otherwise specified. Other inputs are set to GND. 3. fmax generator input conditions: t R = t F < ns, (0% to 00%), 0% duty cycle, 0V to 3V. Output Criteria: duty cycle = 4%/%, V OD > 20mV, all channels switching. 4

Parameter Measurement Information R L /2 V CC GND S DIN D R L /2 V OS V OD Driver ENABLED Figure. Driver V OD and V OS Test Circuit C L Generator D R L 0-Ohm Driver ENABLED C L Figure 2. Driver Propagation Delay and Transition Time Test Circuit

Figure 3. Driver Propagation Delay and Transition Time Waveforms Figure 4. Driver Three-State Delay Test Circuit 6

Figure. Driver 3-State Delay Waveform Figure 6. Point-to-Point Application 7

Packaging Mechanical: 6-Pin SOIC (W) DATE: 06//2 DESCRIPTION: 6-Pin, 0mil Wide SOIC PACKAGE CODE: W DOCUMENT CONTROL #: PD-004 REVISION: F 202-0398 8

Packaging Mechanical: 8-Pin SOIC (W) 8 DOCUMENT CONTROL NO. PD - 00.49.7 3.78 3.99 REVISION: F DATE: 03/09/0.0099.096 0.2 0.0 x 4.89.96 4.80.00 0-8.007.0098 0.9 0.2.06.026 0.406 0.660 REF.03.068.3.7 SEATING PLANE 0.40.27.2284.2440.80 6.20.06.00.00 BSC.27.03.020 0.330 0.08.0040.0098 0.0 0.2 X.XX X.XX DENOTES DIMENSIONS IN MILLIMETERS Notes: ) Controlling dimensions in millimeters. 2) Ref: JEDEC MS-02D/AA Pericom Semiconductor Corporation 34 N. st Street, San Jose, CA 934-800-43-233 www.pericom.com DESCRIPTION: 8-Pin, 0-Mil Wide, SOIC PACKAGE CODE: W 9

Packaging Mechanical: 6-Pin TSSOP (L) DATE: 0/03/2 Notes:. Refer JEDEC MO-3F/AB 2. Controlling dimensions in millimeters 3. Package outline exclusive of mold flash and metal burr 2-0372 DESCRIPTION: 6-Pin, 73mil Wide TSSOP PACKAGE CODE: L DOCUMENT CONTROL #: PD-30 REVISION: F 0

Packaging Mechanical: 8-pin MSOP (U) Gauge Plane Max..003.02 0.07 0.30.003.02 0.07 0.30 DOCUMENT CONTROL NO. PD - 26 REVISION: E DATE: 03/09/0.00 0.2 Max..06.028.037 0.40 0.9 0.70 REF Detail A 0-6.2 2.8.20 3.0 MAX Detail A.4 2.90.22 3.0 MAX.4 2.90.22 3.0 Pericom Semiconductor Corporation 34 N. st Street, San Jose, CA 934-800-43-233 www.pericom.com Notes: ) Controlling Dimensions inmillimeters 2) Ref. JEDEC MO-87E/AA DESCRIPTION: 8-Pin Mini Small Outline Package, MSOP PACKAGE CODE: U Ordering Information Ordering Code Package Code Package Description PI90LV07AWE W Pb-free & Green, 8-pin SOIC PI90LV07AUE U Pb-free & Green, 8-pin MSOP PI90LV027AWE W Pb-free & Green, 8-pin SOIC PI90LV027AUE U Pb-free & Green, 8-pin MSOP PI90LV03AWE W Pb-free & Green, 6-pin SOIC PI90LV03ALE L Pb-free & Green, 6-pin TSSOP Notes:. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ Pericom Semiconductor Corporation -800-43-2336 www.pericom.com