Power amplifiers and the use of pulse modulation

Similar documents
Amplifiers. Department of Computer Science and Engineering

McGill University. Department. of Electrical and Computer Engineering. Communications systems A

ISSUE: April Fig. 1. Simplified block diagram of power supply voltage loop.

High Speed Communication Circuits and Systems Lecture 10 Mixers

Electronic PRINCIPLES

ELEC207 Linear Integrated Circuits

ECEN 5014, Spring 2013 Special Topics: Active Microwave Circuits and MMICs Zoya Popovic, University of Colorado, Boulder

System on a Chip. Prof. Dr. Michael Kraft

Introduction (cont )

Philadelphia University Faculty of Engineering Communication and Electronics Engineering. Amplifier Circuits-III

EUP3484A. 3A, 30V, 340KHz Synchronous Step-Down Converter DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

EXPERIMENT 1: Characteristics of Passive and Active Filters

Prof. Paolo Colantonio a.a

( ) D. An information signal x( t) = 5cos( 1000πt) LSSB modulates a carrier with amplitude A c

Traditional Analog Modulation Techniques

Philadelphia University Faculty of Engineering Communication and Electronics Engineering. Amplifier Circuits-IV

SILICON DESIGNS, INC Model 1010 DIGITAL ACCELEROMETER

ECE 5655/4655 Laboratory Problems

EUP A, 30V, 340KHz Synchronous Step-Down Converter DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

Analog Design-filters

Project 2. Project 2: audio equalizer. Fig. 1: Kinter MA-170 stereo amplifier with bass and treble controls.

Chapter 15: Active Filters

Predicting the performance of a photodetector

APPLICATION NOTE #1. Phase NoiseTheory and Measurement 1 INTRODUCTION

A Low 1/f Noise CMOS Low-Dropout Regulator with Current-Mode Feedback Buffer Amplifier

Chapter 25: Transmitters and Receivers

6.976 High Speed Communication Circuits and Systems Lecture 16 Noise in Integer-N Frequency Synthesizers

SAW STABILIZED MICROWAVE GENERATOR ELABORATION

Control of Light and Fan with Whistle and Clap Sounds

A Physical Sine-to-Square Converter Noise Model

The Application of Active Filters Supported by Pulse Width Modulated Inverters in the Harmonic Simulation of the High Power Electric Traction

Experiment 7: Frequency Modulation and Phase Locked Loops Fall 2009

Noise. Interference Noise

Global Design Analysis for Highly Repeatable Solid-state Klystron Modulators

Analog Filters D R. T A R E K T U T U N J I P H I L A D E L P H I A U N I V E R S I T Y, J O R D A N

TSTE25 Power Electronics. Lecture 6 Tomas Jonsson ISY/EKS

Optimization and implementation of a multi-level buck converter for standard CMOS on-chip integration

EXPERIMENT 7 NEGATIVE FEEDBACK and APPLICATIONS

Gert Veale / Christo Nel Grintek Ewation

Solid State Relays & Its

Chapter 6: Introduction to Digital Communication

High Speed Voltage Feedback Op Amps

Electronic Circuits EE359A

Homework Assignment 06

, answer the next six questions.

PHYS225 Lecture 15. Electronic Circuits

Active Filters - Revisited

LS404 HIGH PERFORMANCE QUAD OPERATIONAL AMPLIFIER

Instantaneous frequency Up to now, we have defined the frequency as the speed of rotation of a phasor (constant frequency phasor) φ( t) = A exp

state the transfer function of the op-amp show that, in the ideal op-amp, the two inputs will be equal if the output is to be finite

AP3598A 21 PVCC 15 VCC 9 FS HGATE1 BOOT1 PHASE1 23 LGATE1 16 PGOOD R LG1 3 EN 4 PSI 5 VID 8 VREF HGATE2 18 BOOT2 19 PHASE2 7 REFIN LGATE2 6 REFADJ

Lecture 8 ECEN 4517/5517

INTRODUCTION TO FILTER CIRCUITS

A MATLAB Model of Hybrid Active Filter Based on SVPWM Technique

UNISONIC TECHNOLOGIES CO., LTD

A Novel Off-chip Capacitor-less CMOS LDO with Fast Transient Response

L 0R6 R1 C1. Introducing the MF10 A Versatile Monolithic Active Filter Building Block

MIC2290. General Description. Features. Applications. Typical Application. 2mm 2mm PWM Boost Regulator with Internal Schotty Diode

SMALL-SIGNAL ANALYSIS AND CONTROL DESIGN OF ISOLATED POWER SUPPLIES WITH OPTOCOUPLER FEEDBACK

The ultimate lock-in performance: sub-ppm resolution

RC AUTONOMOUS CIRCUITS WITH CHAOTIC BEHAVIOUR

Design Document. Analog PWM Amplifier. Reference: DD00004

ECNG3032 Instrumentation Systems. Lecture Note 9

Revision History. Contents

Lecture 4 ECEN 4517/5517

Class D audio-power amplifiers: Interactive simulations assess device and filter performance

Current Mode PWM Controller

Integrated Circuit Design for High-Speed Frequency Synthesis

Study Guide for the First Exam

BE Assignment. (1) Explain Active component and Passive component in Detail. (1) Explain practical voltage source and ideal voltage source.

Custom Design of an Analogue Input Digital Output Interface Card for Small Size PLCs

Optimizing Performance Using Slotless Motors. Mark Holcomb, Celera Motion

Digital Processing of

Spread-Spectrum Technique in Sigma-Delta Modulators

OSCILLATORS. Introduction

Cascaded Noise-Shaping Modulators for Oversampled Data Conversion

Introduction to OFDM. Characteristics of OFDM (Orthogonal Frequency Division Multiplexing)

Analog to Digital in a Few Simple. Steps. A Guide to Designing with SAR ADCs. Senior Applications Engineer Texas Instruments Inc

Current Mode PWM Controller

High Speed Communication Circuits and Systems Lecture 15 VCO Examples Mixers

Experiment 1: Amplifier Characterization Spring 2019

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation

1. Motivation. 2. Periodic non-gaussian noise

Consumers are looking to wireless

MIC2296. General Description. Features. Applications. High Power Density 1.2A Boost Regulator

Chapter 17 Waves in Two and Three Dimensions

EE301 ELECTRONIC CIRCUITS

Study Guide for the First Exam

Electronic Ballasts for CFL Operating at Frequencies Above of 1 MHz: Design Considerations and Behavior of the Lamp I.

Electronic Circuits EE359A

Comparison of Signal Attenuation of Multiple Frequencies Between Passive and Active High-Pass Filters

Long Range Passive RF-ID Tag With UWB Transmitter

1) Consider the circuit shown in figure below. Compute the output waveform for an input of 5kHz

D61 Series. 32-Pin DIP 4 - Pole Filters Hz to 1.00 Hz Fixed Frequency

Figure 1: JFET common-source amplifier. A v = V ds V gs

Lecture (04) Uncontrolled Rectifier Circuits

Radio Frequency Electronics

Chapter 5 THE APPLICATION OF THE Z TRANSFORM. 5.6 Transfer Functions for Digital Filters 5.7 Amplitude and Delay Distortion

IE1206 Embedded Electronics

ECE 440 Lecture 29 : Introduction to the BJT-I Class Outline:

Transcription:

Power ampliiers and the use o pulse modulation Ampliier types Voltage ampliication urrent ampliication (buer, driver) Power ampliication

Ampliier characteristics Single sided power supply Double sided power supply The active element (transistor) must be biased to work in its active region Ampliier classes lass A Analog Digital lass B lassab lass lass D lass G lass This class uses pulse modulation

lass A uiescent point V I DD max emove D rom load (P ilter) Base bias gives quiescent point lass A cont. 3

lass B In rest U= I= No need to remove D or a double sided power supply rossover distorsion 4

lass AB Bias diods gives quiescent points This circuit is highly simpliied Tuned circuit π L lass easonably linear in narrow band arrier wave o radio signal 5

lass G Adapt the power supply ppy voltage by making it switchable in level In some cases also use separate power transistors or the separate voltage levels lass Dynamically adapt the power supply voltage by modulating it in accordance with the input voltage Used in power amps manuactured by Labgruppen in Kungsbacka 6

Switching ampliier, lass D V DD U IN Fully on (saturated) means low voltage high current LOAD Fully o means high voltage no current -V DD In both cases power dissipation U I is small Pulse width modulation (PWM) Pulse train with ixed requency Modulation o the duty cycle Duty cycle pulse time period time % igh input signal high duty cycle Low input signal low duty cycle 7

Pulse width modulation (PWM) Duty cycle % Pulse width modulation (PWM) PWM generation 8

Demonstration Let aligned channels Periods starts with level changes at the same time 9

enter aligned channels PWMPOL= A hannel x t A T hannel y t T Observe the doubled period time Periods doesn t starts with level changes at the same time unless the duty cycles are the same Pulse density modulation (PDM) Simular to PWM Fixed period time The whole period is either high or low

Pulse density modulation (PDM) igh signal level igh pulse density Low signal level low pulse density Pulse train Deinitions Pulse time Amplitude Pulse Pulse gap Period time

Frequency analysis o PWM signal Frequency components D component Fundamental requency τ T τ T t A 4A cosk t k k τ sin k τ π π T Amplitude o requency component Frequency k Lowpass L ilter L U IN LOAD U OUT

3 Lowpass L ilter cont. L L L L L π Lowpass L ilter cont. Second order ilter equations Lowpass ilter ighpass ilter pb LP pb P Lowpass ilter ighpass ilter B d ilt B d t ilt pb BP pb B Bandpass ilter Bandreect ilter

4 Lowpass L ilter cont. Second order ilter equations Lowpass ilter ighpass ilter pb LP pb P Lowpass ilter ighpass ilter B d ilt B d t ilt pb BP pb B Bandpass ilter Bandreect ilter Lowpass L ilter cont. L L L π uto requency value Identiy constants L π L uto requency

Lowpass L ilter cont. ipple L ilter db-scale values Amplitude (db) -5 - -5 - -5-3 -35 uto requency =.7 = Slope -4 db/decade =.5 equal to - db/octave -4-45 - Frequency (z) Demonstration 5

Low pass L ilter cont. L ilter db-scale Amplitude (db) -5 - -5 - -5-3 -35 =.7 = Low PWM requency Low damping =.5 igh resolution igh PWM requency igh damping Low resolution -4-45 - Frequency (z) Active second order ilter Uin U Uout U U U U U U U A out U 6

Active second order ilter cont. U A U in U U out U U out in A A Active second order ilter cont. U A U in U U out I A= U U out in 7

8 Active second order ilter cont. π π Active second order ilter cont. U U in U out U U A I A= and = = in out U U

Active second order ilter cont. U A U in U out U π π Active second order ilter cont. This won t work in our case! Why? The ilter should be placed ater the power ampliier and the operational ampliier can t handle this power We have to use a passive ilter! 9

PWM-requency vs. damping L ilter db-scale Amplitude (db) -5 - -5 - -5-3 =.7 = Low PWM requency Low damping =.5 igh PWM requency igh damping -35-4 -45 - Frequency (z) Demonstration

PWM-requency vs. resolution n bits resolution n N possible values ( to N-) N possible duty cycles o the PWM-signal Example 3 bits resolution 3 8 possible values (- 7) system clock requency PWM requency 7 PWM-requency vs. resolution cont. We get the roule system clock requency system clock requency PWM requency n N - - The higher the resolution the lower the PWM-requency

PWM-requency vs. damping and resolution L ilter db-scale Amplitude (db) -5 - -5 - -5-3 -35 =.7 = Low PWM requency Low damping =.5 igh resolution igh PWM requency igh damping Low resolution -4-45 - Frequency (z) PWM-requency vs. damping and resolution We could increase the resolution by increasing N In the same time the PWM period (N-) T gets longer That is the PWM-requency alls And the PWM-requency moves closer to the signal requency It gets harder to ilter out the pulse

PWM-requency vs. damping and resolution We have to balance the PWM-requency and the accuracy to it our application Filter problems We need to attenuate the pulse out o our signal igh attenuation ti calls or higher h order ilters It is hard to make passive ilters o higher order Tolerances makes the accuracy low The ilters tend to get bulky mostly because o the inductors 3

Sigma-delta modulator Sigma-delta modulation The pulse could be deskribed as a noise loor on our signal emember digital-toanalog converters 4

Sigma-delta modulation cont. Using sigma-delta modulation we can shape the noise and move it to higher requencies where it gets more attenuated t even using lower order ilters Typical PWM application Speed control o electrical D motors The motor is a sluggish device that in itsel acts as a lowpass ilter We don t need no separate lowpass ilter 5

omplete class D ampliier Two types Ampliier without eedback Ampliier with eedback lass D ampliier without eedback s = signal max Too low or PWM Samplingrequency 44, kz and 6 bits would give a system clock or PWM o 6 44, kz =,89 Gz Too high We lower the number o bits to 3-4 No control o the result without eedback 6

lass D ampliier with eedback Noise damping and requency correction in the passband The signal we eed back is analog thereore AD The output signal has ripple thereore lowpass ilter lass D ampliier pros and cons + igh eiciency + Easy integration to digital electronics - The switching gives noise and distorsion - Noise on the power lines directly inluence the output signal 7