Timing From Microseconds to Hours Astable or Monostable Operation Adjustable Duty Cycle TTL-Compatible Output Can Sink or Source up to 00 ma Designed To Be Interchangeable With Signetics NE, SA, and SE description These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor. The threshold and trigger levels normally are two-thirds and one-third, respectively, of V CC. These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 the threshold level, the flip-flop is reset and the output is low. The reset () input can override all other inputs and can be used to initiate a new timing cycle. When goes low, the flip-flop is reset and the output goes low. When the output is low, a low-impedance path is provided between discharge () and ground. The output circuit is capable of sinking or sourcing current up to 00 ma. Operation is specified for supplies of V to V. With a -V supply, output levels are compatible with TTL inputs. The NE is characterized for operation from 0 C to 0 C. The SA is characterized for operation from 0 C to 8 C. The SE is characterized for operation over the full military range of C to C. TA V MAX = V SMALL LINE (D, PS) AVAILABLE OPTIONS CHIP CARRIER (FK) PACKAGE CERAMIC DIP (JG) NE...D, P, PS, OR PW PACKAGE SA...D OR P PACKAGE SE... D, JG, OR P PACKAGE (TOP VIEW) PLASTIC DIP (P) PLASTIC THIN SHRINK SMALL LINE (PW) 0 C to 0 C. V NED NEPS NEP NEPW 0 C to 8 C. V SAD SAP C to C 0. V SED SEFK SEJG SEP The D package is available taped and reeled. Add the suffix R to the device type (e.g., NEDR). The PS and PW packages are only available taped and reeled. 8 0 9 8 8 9 0 V CC SE... FK PACKAGE (TOP VIEW) No internal connection Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 00, Texas Instruments Incorporated On products compliant to MIL-PRF-8, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX 0 DALLAS, TEXAS
SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 functional block diagram GER VOLTAGE FUTION TABLE HOLD VOLTAGE PUT ARGE SWITCH Low Irrelevant Irrelevant Low On High </ VDD Irrelevant High Off High >/ VDD >/ VDD Low On High >/ VDD </ VDD As previously established Voltage levels shown are nominal. 8 Î Î R R S Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: can override, which can override. POST OFFICE BOX 0 DALLAS, TEXAS
SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note )............................................................ 8 V Input voltage (,,, and ).............................................. V CC Output current......................................................................... ± ma Continuous total dissipation........................................... See Dissipation Rating Table Package thermal impedance, θ JA (see Note ): D package................................... 9 C/W P package................................... 8 C/W PS package................................. 9 C/W PW package................................ 9 C/W Case temperature for 0 seconds: FK package.............................................. 0 C Lead temperature, mm (/ inch) from case for 0 seconds: D, P, PS, or PW package........ 0 C Lead temperature, mm (/ inch) from case for 0 seconds: JG package.................... 00 C Storage temperature range, T stg................................................... C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values are with respect to.. The package thermal impedance is calculated in accordance with JESD -. PACKAGE TA C POWER RATING DISSIPATION RATING TABLE DERATING FACTOR ABOVE TA = C TA = 0 C POWER RATING TA = 8 C POWER RATING TA = C POWER RATING FK mw.0 mw/ C 880 mw mw mw JG (SE) 00 mw 8. mw/ C mw mw 0 mw recommended operating conditions MIN MAX UNIT Supply voltage SA, NE. SE. 8 V VI Input voltage (,,, and ) V IO Output current ±00 ma NE 0 0 TA Operating free-air temperature SA 0 8 C SE POST OFFICE BOX 0 DALLAS, TEXAS
SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 electrical characteristics, V CC = V to V, T A = C (unless otherwise noted) PARAMETER voltage level NE SE TEST CONDITIONS SA MIN TYP MAX MIN TYP MAX = V 9. 0 0. 8.8 0. = V..... current (see Note ) 0 0 0 0 na voltage level =V =V TA = C to C TA = C to C.9.8......9... current at 0 V 0. 0.9 0. µa voltage level current TA = C to C. 0. 0. 0. 0. at 0. 0. 0. 0. at 0 V 0. 0.. switch off-state current 0 00 0 00 na voltage (open circuit) Low-level output voltage =V =V TA = C to C 9. 0. TA = C to C.9.8 9. 0 0. 9 0.9..8.. = V, 0. 0. 0. 0. IOL = 0 ma TA = C to C 0. = V, 0. 0. 0. 0. IOL = 0 ma TA = C to C = V,.. IOL = 00 ma TA = C to C. = V, IOL = 00 ma.. = V, IOL =. ma TA = C to C 0. = V, 0. 0. 0. 0. IOL = ma TA = C to C 0.8 = V, IOL = 8 ma 0. 0. 0. 0. = V,... IOH = 00 ma TA = C to C High-level output voltage = V, IOH = 00 ma.. V Supply current = V,... IOH = 00 ma TA = C to C Output low, = V 0 0 No load = V Output high, = V 9 0 9 No load = V UNIT V V V ma V V ma NOTE : This parameter influences the maximum value of the timing resistors RA and RB in the circuit of Figure. For example, when = V, the maximum value is R = RA + RB. MΩ, and for = V, the maximum value is 0 MΩ. POST OFFICE BOX 0 DALLAS, TEXAS
SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 operating characteristics, V CC = V and V Initial error of timing interval Temperature coefficient of timing interval Supply-voltage sensitivity of timing interval Output-pulse rise time Output-pulse fall time PARAMETER Each timer, monostable Each timer, astable Each timer, monostable Each timer, astable Each timer, monostable Each timer, astable TEST CONDITIONS TA = C TA = MIN to MAX TA = C CL = pf, TA = C CL = pf, TA = C SE NE SA MIN TYP MAX MIN TYP MAX 0.%.%* % %.%.% 0 00* 0 90 0 0.0 0.* 0. 0. 0. 0. UNIT ppm/ C %/V 00 00* 00 00 ns 00 00* 00 00 ns * On products compliant to MIL-PRF-8, this parameter is not production tested. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run. Values specified are for a device in a monostable circuit similar to Figure 9, with the following component values: RA = kω to 00 kω, C = 0. µf. Values specified are for a device in an astable circuit similar to Figure, with the following component values: RA = kω to 00 kω, C = 0. µf. POST OFFICE BOX 0 DALLAS, TEXAS
SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 TYPICAL CHARACTERISTICS 0 LOW-LEVEL PUT VOLTAGE LOW-LEVEL PUT CURRENT ÏÏÏÏ = V 0 LOW-LEVEL PUT VOLTAGE LOW-LEVEL PUT CURRENT ÏÏÏÏ = 0 V Low-Level Output Voltage V 0. 0. 0. 0. 0.0 ÏÏÏÏ TA = C TA = C TA = C Low-Level Output Voltage V 0. 0. 0. 0. 0.0 ÏÏÏÏ TA = C TA= C TA = C V OL 0.0 V OL 0.0 0.0 0.0 0.0 0 0 0 0 00 IOL Low-Level Output Current ma Figure 0.0 0 0 0 0 00 IOL Low-Level Output Current ma Figure V OL Low-Level Output Voltage V 0 0. 0. 0. 0. 0.0 0.0 LOW-LEVEL PUT VOLTAGE LOW-LEVEL PUT CURRENT ÏÏÏÏ = V TA = C TA = C TA = C ( V CC V ) OH Voltage Drop V DROP BETWEEN SUPPLY VOLTAGE AND PUT HIGH-LEVEL PUT CURRENT.0 TA = C.8... 0.8 0. 0. ÏÏÏÏ TA = C TA = C 0.0 0.0 0 0 0 0 00 IOL Low-Level Output Current ma 0. 0 = V to V 0 0 0 0 IOH High-Level Output Current ma 00 Figure Figure Data for temperatures below 0 C and above 0 C are applicable for SE circuits only. POST OFFICE BOX 0 DALLAS, TEXAS
TYPICAL CHARACTERISTICS SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 Supply Current ma ICC 0 9 8 Output Low, No Load TA = C SUPPLY CURRENT SUPPLY VOLTAGE TA = C TA = C Pulse Duration Relative to Value at = 0 V.0.00.00 0.99 0.990 NORMALIZED PUT PULSE DURATION (MONOSTABLE OPERATION) SUPPLY VOLTAGE 0 8 9 0 Supply Voltage V Figure 0.98 0 0 Supply Voltage V Figure 0 Pulse Duration Relative to Value at T A = C.0.00.00 0.99 0.990 NORMALIZED PUT PULSE DURATION (MONOSTABLE OPERATION) FREE-AIR TEMPERATURE = 0 V Propagation Delay Time ns tpd 00 0 00 0 00 0 PROPAGATION DELAY TIME LOWEST VOLTAGE LEVEL OF GER PULSE TA = C TA = 0 C TA = C TA = 0 C TA = C 0.98 0 0 0 00 TA Free-Air Temperature C Figure 0 0 0. 0. 0. 0. Lowest Voltage Level of Trigger Pulse Figure 8 Data for temperatures below 0 C and above 0 C are applicable for SE series circuits only. POST OFFICE BOX 0 DALLAS, TEXAS
SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 APPLICATION INFORMATION monostable operation For monostable operation, any of these timers can be connected as shown in Figure 9. If the output is low, application of a negative-going pulse to the trigger () sets the flip-flop (Q goes low), drives the output high, and turns off Q. Capacitor C then is charged through R A until the voltage across the capacitor reaches the threshold voltage of the threshold () input. If has returned to a high level, the output of the threshold comparator resets the flip-flop (Q goes high), drives the output low, and discharges C through Q. ( V to V) RA = 9. kω CL = 0.0 µf RL = kω See Figure 9 Input RA 8 RL Output Voltage V/div Input Voltage Output Voltage Capacitor Voltage Pin numbers shown are for the D, JG, P, PS, and PW packages. Figure 9. Circuit for Monostable Operation Monostable operation is initiated when voltage falls below the trigger threshold. Once initiated, the sequence ends only if is high at the end of the timing interval. Because of the threshold level and saturation voltage of Q, the output pulse duration is approximately t w =.R A C. Figure is a plot of the time constant for various values of R A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V CC. The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval. Applying a negative-going trigger pulse simultaneously to and during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when is not used, it should be connected to V CC. Output Pulse Duration s tw Time 0. ms/div Figure 0. Typical Monostable Waveforms 0 0 0 0 0 0 0.00 RA = 0 MΩ RA = MΩ 0.0 0. RA = 0 kω RA = kω C Capacitance µf RA = 00 kω Figure. Output Pulse Duration Capacitance 0 00 8 POST OFFICE BOX 0 DALLAS, TEXAS
APPLICATION INFORMATION SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 astable operation As shown in Figure, adding a second resistor, R B, to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C charges through R A and R B and then discharges through R B only. Therefore, the duty cycle is controlled by the values of R A and R B. This astable connection results in capacitor C charging and discharging between the threshold-voltage level ( 0. V CC ) and the trigger-voltage level ( 0. V CC ). As in the monostable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage. RA RB C 0.0 µf ( V to V) Open (see Note A) 8 RL Output Voltage V/div t H tl RA = k RL = k RB = k See Figure C = 0. µf Output Voltage Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: Decoupling voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications. Figure. Circuit for Astable Operation Capacitor Voltage Time 0. ms/div Figure. Typical Astable Waveforms POST OFFICE BOX 0 DALLAS, TEXAS 9
SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 astable operation (continued) APPLICATION INFORMATION Figure shows typical waveforms generated during astable operation. The output high-level duration t H and low-level duration t L can be calculated as follows: 00 k RA + RB = kω t H 0.9 (R A R B) C t L 0.9 (R B) C Other useful relationships are shown below. period t H t L 0.9 (R A R B )C frequency. (R A R B )C Output driver duty cycle t L t H t L Output waveform duty cycle t R H t H B t L R A R B Low-o- t high ratio t L R B t H R A R B R B R A R B f Free-Running Frequency Hz 0 k k 00 0 RA + RB = MΩ RA + RB = 0 MΩ 0. 0.00 0.0 0. RA + RB = 0 kω C Capacitance µf RA + RB = 00 kω 0 Figure. Free-Running Frequency 00 0 POST OFFICE BOX 0 DALLAS, TEXAS
APPLICATION INFORMATION SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 missing-pulse detector The circuit shown in Figure can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is retriggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure. Input 0.0 µf ( V to V) 8 RL RA Output C Voltage V/div = V RA = kω C = 0. µf See Figure Input Voltage Output Voltage AT Capacitor Voltage Pin numbers shown are shown for the D, JG, P, PS, and PW packages. Figure. Circuit for Missing-Pulse Detector Time 0. ms/div Figure. Completed-Timing Waveforms for Missing-Pulse Detector POST OFFICE BOX 0 DALLAS, TEXAS
SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 frequency divider APPLICATION INFORMATION By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequency divider. Figure shows a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle. = V RA = 0 Ω C = 0.0 µf See Figure 9 Voltage V/div Input Voltage Output Voltage Capacitor Voltage Time 0. ms/div Figure. Divide-by-Three Circuit Waveforms pulse-width modulation The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to. Figure 8 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 9 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is illustrated, any wave shape could be used. POST OFFICE BOX 0 DALLAS, TEXAS
APPLICATION INFORMATION SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 Clock Input Modulation Input (see Note A) ( V to V) 8 RL RA Output C Voltage V/div ÏÏ Modulation Input Voltage ÏÏ Clock Input Voltage RA = kω C = 0.0 µf RL = kω See Figure 8 Output Voltage Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: The modulating signal can be direct or capacitively coupled to. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered. Figure 8. Circuit for Pulse-Width Modulation Capacitor Voltage Time 0. ms/div Figure 9. Pulse-Width-Modulation Waveforms pulse-position modulation As shown in Figure 0, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure shows a triangular-wave modulation signal for such a circuit; however, any wave shape could be used. ( V to V) 8 RL RA Ï RA = kω Ï RB = 00 Ω Ï RL = kω See Figure 0 Modulation Input (see Note A) RB C Output Voltage V/div ÏÏÏ Modulation Input Voltage Ï Output Voltage Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: The modulating signal can be direct or capacitively coupled to. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered. Figure 0. Circuit for Pulse-Position Modulation Ï Capacitor Voltage Time 0. ms/div Figure. Pulse-Position-Modulation Waveforms POST OFFICE BOX 0 DALLAS, TEXAS
SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 sequential timer APPLICATION INFORMATION Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure shows a sequencer circuit with possible applications in many systems, and Figure shows the output waveforms. S 0.0 µf 8 CA RA kω 0.00 µf 0.0 µf 8 CB RB kω 0.00 µf 0.0 µf 8 CC RC CA = 0 µf RA = 00 kω Output A Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: S closes momentarily at t = 0. CB =. µf RB = 00 kω Output B CC =. µf RC = 00 kω Output C Figure. Sequential Timer Circuit Voltage V/div See Figure Output A ÏÏÏ Output B ÏÏ t wa twa =. RACA ÏÏÏ t wb twb =. RBCB Output C twc twc =. RCCC t = 0 t Time s/div Figure. Sequential Timer Waveforms POST OFFICE BOX 0 DALLAS, TEXAS
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 0 Dallas, Texas Copyright 00, Texas Instruments Incorporated