74AC821 74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

Similar documents
74AC574 74ACT574 Octal D-Type Flip-Flop with 3-STATE Outputs

74AC574 74ACT574 Octal D-Type Flip-Flop with 3-STATE Outputs

74AC374 74ACT374 Octal D-Type Flip-Flop with 3-STATE Outputs

74AC257 74ACT257 Quad 2-Input Multiplexer with 3-STATE Outputs

74AC299 74ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

74AC573 74ACT573 Octal Latch with 3-STATE Outputs

74AC175 74ACT175 Quad D-Type Flip-Flop

74AC251 74ACT251 8-Input Multiplexer with 3-STATE Output

74AC244 74ACT244 Octal Buffer/Line Driver with 3-STATE Outputs

74AC174 74ACT174 Hex D-Type Flip-Flop with Master Reset

74AC245 74ACT245 Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs

74AC74 74ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop

74AC244 74ACT244 Octal Buffer/Line Driver with 3-STATE Outputs

74AC04 74ACT04 Hex Inverter

74AC00 74ACT00 Quad 2-Input NAND Gate

74ACTQ821 Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs

FST3253 Dual 4:1 Multiplexer/Demultiplexer Bus Switch

SCAN18374T D-Type Flip-Flop with 3-STATE Outputs

74F373 Octal Transparent Latch with 3-STATE Outputs

FST Bit Low Power Bus Switch

74F827 74F Bit Buffers/Line Drivers

74ACTQ Bit Buffer/Line Driver with 3-STATE Outputs

74ABT Bit Transparent D-Type Latch with 3-STATE Outputs

FST32X Bit Bus Switch

74ABT377 Octal D-Type Flip-Flop with Clock Enable

FST Bit Bus Switch

FSTD Bit Bus Switch with Level Shifting

74ACQ241 Octal Buffer/Line Driver with 3-STATE Outputs

74LVT LVTH16373 Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs

MM74HC132 Quad 2-Input NAND Schmitt Trigger

74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs

74ABT646 Octal Transceivers and Registers with 3-STATE Outputs

Synchronous Binary Counter with Synchronous Clear

FST Bit Low Power Bus Switch

74ACTQ Bit Transceiver with 3-STATE Outputs

74ABT373 Octal Transparent Latch with 3-STATE Outputs

74F540 74F541 Octal Buffer/Line Driver with 3-STATE Outputs

74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop

MM74HC132 Quad 2-Input NAND Schmitt Trigger

74ABT Bit Registered Transceiver with 3-STATE Outputs

74ALVC16500 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

FIN1532 5V LVDS 4-Bit High Speed Differential Receiver

DM74AS651 DM74AS652 Octal Bus Transceiver and Register

MM74HCU04 Hex Inverter

74ACT x 9 First-In, First-Out Memory

MM74HC00 Quad 2-Input NAND Gate

FXL4T245 Low Voltage Dual Supply 4-Bit Signal Translator with Configurable Voltage Supplies and Signal Levels and 3-STATE Outputs

CD4724BC 8-Bit Addressable Latch

FST Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch

74LCX125 Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs

74LVT LVTH16374 Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs

FST Bit Bus Switch

74AC299, 74ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

DM74ALS652 Octal 3-STATE Bus Transceiver and Register

74AC373, 74ACT373 Octal Transparent Latch with 3-STATE Outputs

74ABT273 Octal D-Type Flip-Flop

74AC573, 74ACT573 Octal Latch with 3-STATE Outputs

DM74ALS245A Octal 3-STATE Bus Transceiver

74ABT Bit Transceiver with 3-STATE Outputs

DM74ALS174 DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

MM74HC4066 Quad Analog Switch

74F160A 74F162A Synchronous Presettable BCD Decade Counter

54AC00 54ACT00 Quad 2-Input NAND Gate

DM74LS126A Quad 3-STATE Buffer

74F32 Quad 2-Input OR Gate

74LVT245 74LVTH245 Low Voltage Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs


74AC541, 74ACT541 Octal Buffer/Line Driver with 3-STATE Outputs

FST Bit Bus Switch

FSTU32160A 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch with 2V Undershoot Protection

FIN V LVDS High Speed Differential Driver/Receiver

CD4099BC 8-Bit Addressable Latch

74AC273, 74ACT273 Octal D-Type Flip-Flop

MM74HC221A Dual Non-Retriggerable Monostable Multivibrator

DM74LS161A DM74LS163A Synchronous 4-Bit Binary Counters

74ABT244 Octal Buffer/Line Driver with 3-STATE Outputs

SCAN182373A Transparent Latch with 25Ω Series Resistor Outputs

74VHC VHC VHC Channel Analog Multiplexer Dual 4-Channel Analog Multiplexer Triple 2-Channel Analog Multiplexer

74ACT258 Quad 2-Input Multiplexer with 3-STATE Outputs

DM74ALS169B Synchronous Four-Bit Up/Down Counters

74ABT245 Octal Bi-Directional Transceiver with 3-STATE Outputs

Is Now Part of To learn more about ON Semiconductor, please visit our website at

74AC14, 74ACT14 Hex Inverter with Schmitt Trigger Input

DM74ALS520 DM74ALS521 8-Bit Comparator

NC7WZ125 TinyLogic UHS Dual Buffer with 3-STATE Outputs

NC7SZ157 TinyLogic UHS 2-Input Non-Inverting Multiplexer

74F157A Quad 2-Input Multiplexer

MM74HC4051 MM74HC4052 MM74HC Channel Analog Multiplexer Dual 4-Channel Analog Multiplexer Triple 2-Channel Analog Multiplexer

CD4016BC Quad Bilateral Switch

DM74AS169A Synchronous 4-Bit Binary Up/Down Counter

54AC08 Quad 2-Input AND Gate

100LVELT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

74F132 Quad 2-Input NAND Schmitt Trigger

DM74LS14 Hex Inverter with Schmitt Trigger Inputs

NC7ST00 TinyLogic HST 2-Input NAND Gate

CD4538BC Dual Precision Monostable

DM74LS132 Quad 2-Input NAND Gate with Schmitt Trigger Input


CGS3321 CGS3322 CMOS Crystal Clock Generators

Transcription:

74AC821 74ACT821 10-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The AC/ACT821 is a 10-bit D-type flip-flop with 3-STATE outputs arranged in a broadside pinout. Ordering Code: Features 3-STATE outputs for bus interfacing Noninverting outputs Outputs source/sink 24 ma TTL compatible inputs November 1988 Revised August 2000 Order Number Package Number Package Description 74AC821SC M24B 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 74AC821SPC N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 74ACT821SC M24B 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 74ACT821MTC MTC24 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74ACT821SPC N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Device also available in Tape and Reel. Specify by appending suffix letter X to the ordering code. (SPC not available in Tape and Reel.) Logic Symbols Connection Diagram 74AC821 74ACT821 10-Bit D-Type Flip-Flop with 3-STATE Outputs IEEE/IEC Pin Descriptio Pin Names D 0 D 9 O 0 O 9 OE CP Description Data Inputs Data Outputs Output Enable Input Clock Input FACT is a trademark of Fairchild Semiconductor Corporation. 2000 Fairchild Semiconductor Corporation DS010139 www.fairchildsemi.com

74AC821 74ACT821 Functional Description The AC/ACT821 coists of ten D-type edge-triggered flipflops. The buffered Clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP traition. Function Table With OE LOW the contents of the flip-flops are available at the outputs. When OE is HIGH the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops. L H H H Load H = HIGH Voltage Level L = LOW Voltage Level Z = HIGH Impedance = LOW-to-HIGH Clock Traition Logic Diagram Inputs Internal Outputs Function OE CP D Q O H L L Z High Z H H H Z High Z L L L L Load Please note that this diagram is provided only for the understanding of logic operatio and should not be used to estimate propagation delays. www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 1) Supply Voltage (V CC ) 0.5V to + 7.0V DC Input Diode Current (I IK ) V I = 0.5V 20 ma V I = V CC + 0.5V + 20 ma DC Input Voltage (V I ) 0.5V to V CC + 0.5V DC Output Diode Current (I OK ) V O = 0.5V 20 ma V O = V CC + 0.5V + 20 ma DC Output Voltage (V O ) 0.5V to V CC + 0.5V DC Output Source or Sink Current (I O ) ± 50 ma DC V CC or Ground Current per Output Pin (I CC or I GND ) ± 50 ma Storage Temperature (T STG ) 65 C to + 150 C Junction Temperature (T J ) PDIP 140 C DC Electrical Characteristics for AC Recommended Operating Conditio Supply Voltage (V CC ) AC 2.0V to 6.0V ACT 4.5V to 5.5V Input Voltage (V I ) 0V to V CC Output Voltage (V O ) 0V to V CC Operating Temperature (T A ) 40 C to + 85 C Minimum Input Edge Rate ( V/ t) AC Devices V IN from 30% to 70% of V CC V CC @ 3.3V, 4.5V, 5.5V 125 mv/ Minimum Input Edge Rate ( V/ t) ACT Devices V IN from 0.8V to 2.0V V CC @ 4.5V, 5.5V 125 mv/ Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specificatio should be met, without exception, to eure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT circuits outside databook specificatio. 74AC821 74ACT821 Symbol Parameter Units Conditio (V) Typ Guaranteed Limits V IH Minimum HIGH Level 3.0 1.5 2.1 2.1 V OUT = 0.1V Input Voltage 4.5 2.25 3.15 3.15 V or V CC 0.1V 5.5 2.75 3.85 3.85 V IL Maximum LOW Level 3.0 1.5 0.9 0.9 V OUT = 0.1V Input Voltage 4.5 2.25 1.35 1.35 V or V CC 0.1V 5.5 2.75 1.65 1.65 V OH Minimum HIGH Level 3.0 2.99 2.9 2.9 Output Voltage 4.5 4.49 4.4 4.4 V I OUT = 50 µa 5.5 5.49 5.4 5.4 V IN = V IL or V IH 3.0 2.56 2.46 I OH = 12 ma 4.5 3.86 3.76 V I OH = 24 ma 5.5 4.86 4.76 I OH = 24 ma (Note 2) V OL Maximum LOW Level 3.0 0.002 0.1 0.1 Output Voltage 4.5 0.001 0.1 0.1 V I OUT = 50 µa 5.5 0.001 0.1 0.1 V IN = V IL or V IH 3.0 0.36 0.44 I OL = 12 ma 4.5 0.36 0.44 V I OL = 24 ma 5.5 0.36 0.44 I OL = 24 ma (Note 2) I IN (Note 4) Maximum Input Leakage Current 5.5 ± 0.1 ± 1.0 µa V I = V CC, GND I OZ Maximum 3-STATE Current V I (OE) = V IL, V IH 5.5 ±0.5 ±5.0 µa V I = V CC, GND V O = V CC, GND I OLD Minimum Dynamic 5.5 75 ma V OLD = 1.65V Max I OHD Output Current (Note 3) 5.5 75 ma V OHD = 3.85V Min I CC (Note 4) Maximum Quiescent Supply Current 5.5 8.0 80.0 µa V IN = V CC or GND Note 2: All outputs loaded; thresholds on input associated with output under test. Note 3: Maximum test duration 2.0 ms, one output loaded at a time. Note 4: I IN and I CC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V CC. 3 www.fairchildsemi.com

74AC821 74ACT821 DC Electrical Characteristics for ACT Symbol Parameter Units Conditio (V) Typ Guaranteed Limits V IH Minimum HIGH Level 4.5 1.5 2.0 2.0 V OUT = 0.1V V Input Voltage 5.5 1.5 2.0 2.0 or V CC 0.1V V IL Maximum LOW Level 4.5 1.5 0.8 0.8 V OUT = 0.1V V Input Voltage 5.5 1.5 0.8 0.8 or V CC 0.1V V OH Minimum HIGH Level 4.5 4.49 4.4 4.4 Output Voltage 5.5 5.49 5.4 5.4 V I OUT = 50 µa V IN = V IL or V IH 4.5 3.86 3.76 V I OH = 24 ma 5.5 4.86 4.76 I OH = 24 ma (Note 5) V OL Maximum LOW Level 4.5 0.001 0.1 0.1 Output Voltage 5.5 0.001 0.1 0.1 V I OUT = 50 µa V IN = V IL or V IH 4.5 0.36 0.44 V I OL = 24 ma 5.5 0.36 0.44 I OL = 24 ma (Note 5) I IN Maximum Input (Note 4) Leakage Current 5.5 ±0.1 ±1.0 µa V I = V CC, GND I OZ Maximum 3-STATE V I = V IL, V IH 5.5 ±0.5 ±5.0 µa Current V O = V CC, GND I CCT Maximum I CC /Input 5.5 0.6 1.5 ma V I = V CC 2.1V I OLD Minimum Dynamic 5.5 75 ma V OLD = 1.65V Max I OHD Output Current (Note 6) 5.5 75 ma V OHD = 3.85V Min I CC Maximum Quiescent V IN = V CC 5.5 8.0 80.0 µa Supply Current or GND Note 5: All outputs loaded; thresholds on input associated with output under test. Note 6: Maximum test duration 2.0 ms, one output loaded at a time. AC Electrical Characteristics for AC Symbol Parameter (V) C L = 50 pf C L = 50 pf Units (Note 7) Min Typ Max Min Max f MAX Maximum Clock 3.3 110 145 100 Frequency 5.0 120 160 110 MHz t PLH Propagation Delay 3.3 3.0 8.0 13.0 3.0 15.0 CP to O n 5.0 2.0 6.0 9.5 2.0 10.5 t PHL Propagation Delay 3.3 3.0 8.0 13.0 3.0 15.0 CP to O n 5.0 2.0 5.5 9.5 2.0 10.5 t PZH Output Enable Time 3.3 2.5 6.0 11.0 2.5 12.0 OE to O n 5.0 1.5 4.5 8.0 1.5 9.0 t PZL Output Enable Time 3.3 2.5 6.5 11.0 2.5 12.0 OE to O n 5.0 1.5 5.0 8.0 1.5 9.0 t PHZ Output Disable Time 3.3 2.5 6.5 10.5 2.5 11.0 OE to O n 5.0 1.5 5.0 8.0 1.5 8.5 t PLZ Output Disable Time 3.3 2.5 6.0 10.5 2.5 11.0 OE to O n 5.0 1.5 4.5 8.0 1.5 8.5 Note 7: Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V ± 0.5V www.fairchildsemi.com 4

AC Operating Requirements for AC Symbol Parameter (V) C L = 50 pf C L = 50 pf Units (Note 8) Typ Guaranteed Minimum t S Setup Time, HIGH or LOW 3.3 1.0 1.5 1.5 D n to CP 5.0 1.0 1.5 1.5 t H Hold Time, HIGH or LOW 3.3 1.0 3.5 4.0 D n to CP 5.0 1.0 3.5 4.0 t W CP Pulse Width 3.3 3.5 5.0 5.5 HIGH or LOW 5.0 2.5 4.0 4.0 Note 8: Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V ± 0.5V 74AC821 74ACT821 AC Electrical Characteristics for ACT Symbol Parameter (V) C L = 50 pf C L = 50 pf Units (Note 9) Min Typ Max Min Max f MAX Maximum Clock Frequency t PLH Propagation Delay CP to O n t PHL Propagation Delay CP to O n t PZH Output Enable Time OE to O n t PZL Output Enable Time OE to O n t PHZ Output Disable Time OE to O n t PLZ Output Disable Time OE to O n Note 9: Voltage Range 5.0 is 5.0V ± 0.5V 5.0 120 150 110 MHz 5.0 2.0 6.0 9.5 1.5 10.5 5.0 2.5 6.0 9.5 2.0 10.5 5.0 2.5 7.0 10.5 2.0 11.5 5.0 2.5 7.0 10.5 2.0 12.0 5.0 1.5 7.5 12.0 1.0 13.0 5.0 1.5 7.0 10.5 1.0 11.5 AC Operating Requirements for ACT Symbol Parameter (V) C L = 50 pf C L = 50 pf Units t S Setup Time, HIGH or LOW D n to CP t H Hold Time, HIGH or LOW D n to CP t W CP Pulse Width HIGH or LOW Note 10: Voltage Range 5.0 is 5.0V ± 0.5V (Note 10) Typ Guaranteed Minimum 5.0 2.5 2.0 2.5 5.0 0.5 2.0 2.5 5.0 3.0 4.5 5.5 Capacitance Symbol Parameter Typ Units Conditio C IN Input Capacitance 4.5 pf V CC = OPEN C PD Power Dissipation Capacitance 35.0 pf V CC = 5.0V 5 www.fairchildsemi.com

74AC821 74ACT821 Physical Dimeio inches (millimeters) unless otherwise noted 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M24B www.fairchildsemi.com 6

Physical Dimeio inches (millimeters) unless otherwise noted (Continued) 74AC821 74ACT821 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24 7 www.fairchildsemi.com

74AC821 74ACT821 10-Bit D-Type Flip-Flop with 3-STATE Outputs Physical Dimeio inches (millimeters) unless otherwise noted (Continued) 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C Fairchild does not assume any respoibility for use of any circuitry described, no circuit patent licees are implied and Fairchild reserves the right at any time without notice to change said circuitry and specificatio. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with itructio for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Fairchild Semiconductor: 74AC821SC 74AC821SPC 74AC821SCX