Phase Detector. Charge Pump. F out = F VCO / (4*P)

Similar documents
Phase Detector. Selectable / 1,/ 2,/4,/8. Selectable / 1,/2

Note: ^ Deno tes 60K Ω Pull-up resisto r. Phase Detector F VCO = F REF * (M/R) F OUT = F VCO / P

CLK1 GND. Phase Detector F VCO = F REF * (2 * M/R) VCO. P-Counter (14-bit) F OUT = F VCO / (2 * P) Programming Logic

PL600-27T CLK0 XIN/FIN 1. Xtal Osc CLK1 XOUT CLK2. Low Power 3 Output XO PIN ASSIGNMENT FEATURES DESCRIPTION CLK2 GND VDD FIN CLK0 SOT23-6L

Low-Power, 1.62V to 3.63V, 1MHz To 150MHz, 1:2 Fanout Buffer IC OE CLK1. DFN-6L (2.0 x 1.3 x 0.6mm) FIN CLK1

The PL is an advanced Spread Spectrum clock generator (SSCG), and a member of PicoPLL Programmable Clock family.

Low-Power, 1.62V to 3.63V, 1MHz to 150MHz, 1:3 Fanout Buffer IC CLK2 VDD CLK0 SOT23-6L

OE CLKC CLKT PL PL PL PL602-39

19MHz to 800MHz Low Phase-Noise XO PIN CONFIGURATION

PL XIN CLK XOUT VCON. Xtal Osc. Varicap. Low Phase Noise VCXO (17MHz to 36MHz) PIN CONFIGURATION FEATURES DESCRIPTION BLOCK DIAGRAM

Low Phase Noise, LVPECL VCXO (for 150MHz to 160MHz Fundamental Crystals) FEATURES. * Internal 60KΩ pull-up resistor

19MHz to 250MHz Low Phase-Noise XO PAD CONFIGURATION

Low-Power 2.25V to 3.63V DC to 150MHz 1:6 Fanout Buffer IC DESCRIPTION

PL High Speed Translator Buffer to LVDS FEATURES PIN CONFIGURATION

DESCRIPTION CLK1 CLK2 GND CLK1 CLK2 VDD CLK3 CLK4 VDD

DESCRIPTION CLKOUT CLK2 CLK4 CLK1 VDD GND SOP-8L

Analog Frequency Multiplier

DESCRIPTION CLKA1 CLKA2 CLKA3 CLKA4 CLKB1 CLKB2 CLKB3 CLKB4

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

SM Features. General Description. Applications. Block Diagram

PL565-37/38 VCXO Family

[S3,S0] REF_SEL. PLL (Phase Locked Loop)

(Prelim inary ) Analog Frequency Multiplier. Oscillator Amplifier

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features. Applications

SM General Description. ClockWorks. Features. Applications. Block Diagram

SM Features. General Description. Applications. Block Diagram. ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer

PL560/ VCXO Family

LOW PHASE NOISE CLOCK MULTIPLIER. Features

ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET

SM Features. General Description. Applications. Block Diagram. ClockWorks PCI-e Quad 100MHz Ultra-Low Jitter, HCSL Frequency Synthesizer

NETWORKING CLOCK SYNTHESIZER. Features

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND

PCI-EXPRESS CLOCK SOURCE. Features

PL V-3.3V Low-Skew 1-4 Differential PECL Fanout Buffer

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

Features VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND

DSC400. Configurable Four Output, Low Jitter Crystal-less Clock Generator. General Description. Block Diagram. Applications.

SM ClockWorks 10-Gigabit Ethernet, MHz, Ultra-Low Jitter LVPECL Clock Frequency Synthesizer. General Description.

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

One-PLL General Purpose Clock Generator

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

PCS3P73U00/D. USB 2.0 Peak EMI reduction IC. General Features. Applications. Product Description. Block Diagram

Features. Applications

LOCO PLL CLOCK MULTIPLIER. Features

PCS3P8103A General Purpose Peak EMI Reduction IC

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

MK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

PI6LC48P Output LVPECL Networking Clock Generator

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION

LOCO PLL CLOCK MULTIPLIER. Features

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

PI6LC48P0201A 2-Output LVPECL Networking Clock Generator

PCS3P73U00/D. USB 2.0 Peak EMI reduction IC. General Features. Application. Product Description. Block Diagram

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

PI6C49X0208. High Performance 1:8 Multi-Voltage CMOS Buffer

ICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET

3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX

12-27 MHz XO IC with 1 Pair of LVDS and 1 CMOS Outputs

MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2

Low-Cost Notebook EMI Reduction IC. Applications. Modulation. Phase Detector

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

MK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

Features. Applications

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

Programmable Low-Jitter Precision HCSL Oscillator

MK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

Features. o HCSL, LVPECL, or LVDS o HCSL/LVPECL, HCSL/LVDS, LVPECL/LVDS. o Ext. Industrial: -40 to 105 C. o o. o 30% lower than competing devices

DSC2042. Low-Jitter Configurable HCSL-LVPECL Oscillator. General Description. Features. Block Diagram. Applications

Low-Jitter, Precision Clock Generator with Two Outputs

PI6LC48P03A 3-Output LVPECL Networking Clock Generator

ICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER

SY89871U. General Description. Features. Typical Performance. Applications

ICS276 TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

DSC2022. Low-Jitter Configurable Dual LVPECL Oscillator. Features. General Description. Block Diagram. Applications

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA

5V/3.3V 2.5Gbps LASER DIODE DRIVER

Transcription:

PL611-30 FEATURES Advanced programmable PLL design Very low Jitter and Phase Noise (< 40ps Pk -Pk typ.) Supports complementary LVCMOS outputs to drive LVPECL and LVDS i nputs. Output Frequencies: o < 400MHz at 3.3V o < 350MHz at 2.5V Input Frequencies: o Fundamental Crystal: 10MHz - 30MHz o 3 RD overtone Crystal: Up to 75MHz o Reference Input: Up to 200MHz Accepts <1.0V reference signal input voltage One programmable I/O pin can be configured as Output Enable (OE) input, Frequency Selection (FSEL) input or Reference Clock (CLK2) output. Single 2.5V or 3.3V ± 10% power supply Operating temperature range from -40 C to 85 C Available in 8-pin MSOP/SOP Green/RoHS compliant packages. PIN CONFIGURATION XIN, FIN 1 8 GND 2 7 CLK0 3 6 CLK1 4 5 (M)SOP-8L XOUT OE, FSEL, CLK2 DNC VDD DESCRIPTION The PL611-30 is a low-cost general purpose frequency synthesizer and a member of family. PL611-30 product family can generate any output frequency up to 400MHz from fundamental crystal input between 10MHz - 30MHz, a 3rd overtone crystal of up to 75MHz (3.3V Only) or a Reference Clock from 1MHz to 200MHz. The PL611-30 produces complementary LVCMOS outputs to support LVPECL, LVDS, and LVCMOS inputs. BLOCK DIAGRAM XIN/FIN XOUT XTAL Osc F REF R-Counter (8-bit) M-Counter (11-bit) Phase Detector Charge Pump Loop Filter FSEL OE CLoad Programming Logic F VCO = F REF * (4M/R) P-Counter (5-bit) VCO Programmable Function Input Logic Control F out = F VCO / (4*P) CLK[0:1] OE, FSEL, CLK2 Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev. 01/12/12 Page 1

KEY PROGRAMMING PARAMETERS CLK[0:2] Output Frequency Output Drive Strength Crystal Load Programmable Input/Output (pin #7) # of Register Banks Charge-Pump Current F OUT = F IN * M / (R * P) where M= 11 bit R= 8 bit P= 5 bit 1. CLK[0:1]= F V CO / (4 * P) or F V CO /2 2. CLK[2]= F REF Std: 10mA (default) High: 24mA ± 200ppm tuning. One output pin can be configured as 1. CLK2 - output 2. FSEL - input 3. OE - input 2 8 levels of charge-pump current setting PIN DESCRIPTION Name Pin # (M)SOP-8L Type XIN, FIN 1 I Crystal or Reference input pin GND 2 P GND connection Description CLK[0:1] 3,4 O Output [note:clk0=~clk1] VDD 5 P VDD connection DNC 6 - Do No Connect This programmable I/O pin can be configured as Output Enable (OE) input, Frequency Select (FSEL) input or CLK2 (F REF ) output. This pin has an internal 60KΩ pull up resistor when used as OE or FSEL. OE, FSEL, CLK2 7 B State OE FSEL 0 Tristate CLK[0:1] Select Bank 0 1 (default) Normal mode Select Bank 1 XOUT 8 O Crystal output pin. Do Not Connect when using F IN Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev. 01/12/12 Page 2

ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS PARAMETERS SYMBOL MIN. MAX. UNITS Supply Voltage Range V DD -0.5 4.6 V Input Voltage Range V I -0.5 V DD +0.5 V Output Voltage Range V O -0.5 V DD +0.5 V Data Retention @ 85º C 10 Years Soldering Temperature 240 C Storage Temperature T S -65 150 C Ambient Operating Temperature* -40 +85 C Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only. AC SPECIFICATIONS PARAMETERS CONDITIONS MIN. TYP. MAX. UNITS Crystal Input Frequency Fundamental Crystal 10 30 3 rd Overtone Crystal (3.3V Operation Only) 75 MHz Input (F IN ) Frequency 200 MHz Input (F IN ) Signal Amplitude Internally AC coupled 0.9 V DD Vpp Output Frequency At 3.3V V DD, 15pF Load 3 400 At 2.5V V DD, 15pF Load 3 350 MHz OE Function; Ta=25º C, 15pF Load. Add OE Enable Time one clock period to this measurement for a 10 ns usable clock output. Settling Time At power-up (V DD > 2.25V) 10 ms VDD Sensitivity Frequency vs. V DD +/-10% -2 2 ppm Output Rise Time Output Fall Time 15pF Load, 10/90%V DD, Standard Drive 2.5 3.5 15pF Load, 10/90%V DD, High Drive 1.0 1.5 15pF Load, 90/10%V DD, Standard Drive 2.5 3.5 15pF Load, 90/10%V DD, High Drive 1.0 1.5 ns ns Duty Cycle At V DD /2 45 50 55 % Max. output skew between same frequency clocks Period Jitter, peak-to-peak* (10,000 samples measured) Equal loading (15pF). Equal frequency & drive strength With capacitive decoupling between V DD and GND. Operating only CLK[0:1] outputs. * Note: Jitter perform ance depends on the programming parameters. 500 ps 40 ps Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev. 01/12/12 Page 3

DC SPECIFICATIONS PARAMETERS SYMBOL CONDITIONS MIN. TYP. MAX. UNITS Supply Current, Dynamic, with Loaded Outputs I DD At 10MHz, load=15pf 15 ma Operating Voltage V DD 2.25 3.63 V Output Low Voltage V OL I OL = +4mA (Standard Drive) 0.4 V Output High Voltage V OH I O H = -4mA (Standard Drive) V DD -0.4 V Output Current I O SD V OL = 0.4V, V O H = 2.4V (Standard Drive) 10 ma I O HD V OL = 0.4V, V O H = 2.4V (High Drive) 24 ma CRYSTAL SPECIFICATIONS PARAMETERS SYMBOL MIN. TYP. MAX. UNITS Fundamental Crystal Resonator Frequency F XIN 10 30 MHz 3 rd Overtone Crystal Resonator Frequency (3.3V Only) F XIN 75 MHz Crystal Loading Rating (The IC can be programmed for any value in this range.) C L ( x ta l) 5 20 pf Maximum Sustainable Drive Level 500 W Operating Drive Level 100 W Crystal Shunt Capacitance C0 6 pf Effective Series Resistance, Fundamental, 10MHz - 30MHz ESR 30 Ω Effective Series Resistance, 3 rd Overtone, 30MHz - 50MHz [CO< 4pF, C L =5pF/8pF] ESR 100/70 Ω Effective Series Resistance, 3 rd Overtone, 50MHz - 65MHz, [CO< 4pF, C L =5pF/8pF] Effective Series Resistance, 3 rd Overtone, 65MHz - 75MHz [CO< 4pF, C L =5pF/8pF] ESR 60/40 Ω ESR 45/30 Ω Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev. 01/12/12 Page 4

TERMINATING COMPLEMENTARY LVCMOS OUTPUTS Figure 1 below describes how to terminate the complementary LVCMOS outputs of PL611-30 Programmable Clock for use with LVPECL or LVDS inputs. The unique feature of complementary LVCMOS outputs allows great flexibility for board designers. By standardizing on one termination scheme you can use the PL611-30 for all your LVDS and LVPECL clock requirements up to 400MHz. +3.3V LVCMOS Output R1 50 Ohm line R2 Input R3 Complementary LVCMOS Output R1 50 Ohm line R3 Complementary Input 3.3V R2 LVPECL 2.35V LVDS 1.40V 0V +3.3V 1.59V 1.10V Component selection For LVPECL input For LVDS input R1 = 130 Ohm R2 = 82 Ohm R3 = 130 Ohm R1 = 360 Ohm R2 = 130 Ohm R3 = 82 Ohm Notes: Place R1 as close to the LVCMOS outputs as possible. Place R2 and R3 as close to the LVPECL/LVDS inputs as possible. Figure 1 The above layout allows the PL611-30 to drive either LVPECL or LVDS inputs by simply changing the value of R1. Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev. 01/12/12 Page 5

PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT) MSOP-8L Symbol Dimension in MM Min. Max. A --- 1.10 A1 0.05 0.15 A2 0.81 0.91 B 0.25 0.40 C 0.13 0.23 D 2.90 3.10 E 2.90 3.10 H 4.90 BSC L 0.445 0.648 e 0.65 BSC A1 e b D A2 A C E H L SOP-8L Symbol Dimension in MM Min. Max. A 1.35 1.75 A1 0.10 0.25 A2 1.25 1.50 B 0.33 0.53 C 0.19 0.27 D 4.80 5.00 E 3.80 4.00 H 5.80 6.20 L 0.40 0.89 e 1.27 BSC A1 e b D A2 A C E H L Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev. 01/12/12 Page 6

ORDERING INFORMATION (GREEN PACKAGE COMPLIANT) PL611-30 For part ordering, please contact our Sales Department: 2180 Fortune Drive, San Jose, CA 95131, USA Tel: (408) 944-0800 Fax: (408) 474-1000 PART NUMBER The order number for this device is a combination of the following: Part number, Package type and Operating temperature range PL 611-30-XXX PART NUMBER X X-R 3 DIGIT ID Code * NONE= TUBE R=TAPE and REEL PACKAGE TYPE M=MSOP-8L S=SOP-8L TEMPERATURE C=COMMERCIAL (0 C to 70 C) I = INDUSTRIAL (-40 C to 85 C) * Micrel will assign a unique 3-digit ID code for each approved programmed part number. Part / Order Number Marking Part / Order Number Marking Package Option PL611-30-XXXMC C3XXX PL611-30-XXXMI C3XXX 8-Pin MSOP (Tube) PL611-30-XXXMC-R LLL PL611-30-XXXMI-R LLLI 8-Pin MSOP (Tape and Reel) PL611-30-XXXSC P611-30 PL611-30-XXXSI P611-30 8-Pin SOP (Tube) PL611-30-XXXSC-R XXX XXXI LLLLL PL611-30-XXXSI-R LLLLL 8-Pin SOP (Tape and Reel) Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Micrel is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: Micrel s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Micrel Inc. Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev. 01/12/12 Page 7