A PREDICTABLE PERFORMANCE WIDEBAND NOISE GENERATOR

Similar documents
TIMA Lab. Research Reports

AN OPERATIONAL TEST INSTRUMENT FOR PCM BIT SYNCHRONIZERS/SIGNAL CONDITIONERS

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

Problem Sheet 1 Probability, random processes, and noise

PULSE CODE MODULATION TELEMETRY Properties of Various Binary Modulation Types

PHYSICS 330 LAB Operational Amplifier Frequency Response

note application Measurement of Frequency Stability and Phase Noise by David Owen

System on a Chip. Prof. Dr. Michael Kraft

ELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises

A SIMPLIFIED APPROACH TO NOISE FIGURE MEASUREMENTS

CH85CH2202-0/85/ $1.00

2 Gain Variation from the Receiver Output through the IF Path

SEPTEMBER VOL. 38, NO. 9 ELECTRONIC DEFENSE SIMULTANEOUS SIGNAL ERRORS IN WIDEBAND IFM RECEIVERS WIDE, WIDER, WIDEST SYNTHETIC APERTURE ANTENNAS

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

Audio Noise Figure Meter

AWG-GS bit 2.5GS/s Arbitrary Waveform Generator

Signal Processing for Digitizers

A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM

MIL-STD-202G METHOD 308 CURRENT-NOISE TEST FOR FIXED RESISTORS

Towards Brain-inspired Computing

DSP Project. Reminder: Project proposal is due Friday, October 19, 2012 by 5pm in my office (Small 239).

Study on Multi-tone Signals for Design and Testing of Linear Circuits and Systems

Digital data (a sequence of binary bits) can be transmitted by various pule waveforms.

Chapter 3 Data and Signals

Noise Power Ratio for the GSPS

Module 1: Introduction to Experimental Techniques Lecture 2: Sources of error. The Lecture Contains: Sources of Error in Measurement

Experiment 2 Effects of Filtering

Noise, Pulse. Sweep Generator

Module 10 : Receiver Noise and Bit Error Ratio

EITN85, FREDRIK TUFVESSON, JOHAN KÅREDAL ELECTRICAL AND INFORMATION TECHNOLOGY. Why do we need UWB channel models?

To learn fundamentals of high speed I/O link equalization techniques.

Narrow- and wideband channels

CHAPTER. delta-sigma modulators 1.0

Noise by the Numbers

Lecture 9: Spread Spectrum Modulation Techniques

Performance of Wideband Mobile Channel with Perfect Synchronism BPSK vs QPSK DS-CDMA

Computer-Aided Analysis of Interference and Intermodulation Distortion in FDMA Data Transmission Systems

The information carrying capacity of a channel

Digital Audio Broadcasting Eureka-147. Minimum Requirements for Terrestrial DAB Transmitters

Design Implementation Description for the Digital Frequency Oscillator

Application of a Telemetry System using DSB-AM Sub-Carriers

PHASE NOISE MEASUREMENT SYSTEMS

Lecture #6: Analog-to-Digital Converter

TUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)

Design and Test of a 65nm CMOS Front-End with Zero Dead Time for Next Generation Pixel Detectors

WESTREX RA-1712 PHOTOGRAPHIC SOUND RECORD ELECTRONICS

PCM BIT SYNCHRONIZATION TO AN Eb/No THRESHOLD OF -20 db

Corona noise on the 400 kv overhead power line - measurements and computer modeling

Statistical Analysis of Modern Communication Signals

-/$5,!4%$./)3% 2%&%2%.#% 5.)4 -.25

DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS

Appendix B. Design Implementation Description For The Digital Frequency Demodulator

QUESTION BANK SUBJECT: DIGITAL COMMUNICATION (15EC61)

UWB Channel Modeling

PROPAGATION CHANNEL EMULATOR : ECP

Chapter 2 Signal Conditioning, Propagation, and Conversion

The Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! by Walt Kester

Channel Modeling ETI 085

March, 2003 IEEE P /131r0. IEEE P Wireless Personal Area Networks

Spread Spectrum. Chapter 18. FHSS Frequency Hopping Spread Spectrum DSSS Direct Sequence Spread Spectrum DSSS using CDMA Code Division Multiple Access

ECE 630: Statistical Communication Theory

ME scope Application Note 01 The FFT, Leakage, and Windowing

Design of Class F Power Amplifiers Using Cree GaN HEMTs and Microwave Office Software to Optimize Gain, Efficiency, and Stability

A 7ns, 6mA, Single-Supply Comparator Fabricated on Linear s 6GHz Complementary Bipolar Process

Implementation of a Real-Time Rayleigh, Rician and AWGN Multipath Channel Emulator

CHAPTER 2. Instructor: Mr. Abhijit Parmar Course: Mobile Computing and Wireless Communication ( )

Jitter in Digital Communication Systems, Part 1

Practical 2P12 Semiconductor Devices

Announcements : Wireless Networks Lecture 3: Physical Layer. Bird s Eye View. Outline. Page 1

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection

Data Sheet SC5317 & SC5318A. 6 GHz to 26.5 GHz RF Downconverter SignalCore, Inc. All Rights Reserved

16QAM Symbol Timing Recovery in the Upstream Transmission of DOCSIS Standard

ArbStudio Arbitrary Waveform Generators. Powerful, Versatile Waveform Creation

The Effects of Aperture Jitter and Clock Jitter in Wideband ADCs

Introduction. Chapter Time-Varying Signals

On the Design of Software and Hardware for a WSN Transmitter

ON WAVEFORM SELECTION IN A TIME VARYING SONAR ENVIRONMENT

Satellite Communications: Part 4 Signal Distortions & Errors and their Relation to Communication Channel Specifications. Howard Hausman April 1, 2010

Lecture 3 Concepts for the Data Communications and Computer Interconnection

Outline / Wireless Networks and Applications Lecture 3: Physical Layer Signals, Modulation, Multiplexing. Cartoon View 1 A Wave of Energy

Text Book: Simon Haykin & Michael Moher,

Wideband Channel Measurements and Modeling for In-House Power Line Communication

FIBER OPTICS. Prof. R.K. Shevgaonkar. Department of Electrical Engineering. Indian Institute of Technology, Bombay. Lecture: 22.

Experiment 1: Instrument Familiarization (8/28/06)

CD22202, CD V Low Power DTMF Receiver

LTE Radio Channel Emulation for LTE User. Equipment Testing

Measurements 2: Network Analysis

Chapter 2 Channel Equalization

Goals of the Lab: Photodetectors and Noise (Part 2) Department of Physics. Slide 1. PHYSICS6770 Laboratory 4

CD22202, CD DTMF Receivers/Generators. 5V Low Power DTMF Receiver. Features. Description. Ordering Information. Pinout. Functional Diagram

PLL FM Demodulator Performance Under Gaussian Modulation

THE EFFECTS OF NEIGHBORING BUILDINGS ON THE INDOOR WIRELESS CHANNEL AT 2.4 AND 5.8 GHz

ArbStudio Arbitrary Waveform Generators

18.8 Channel Capacity

Verifying the Wideband Input of an AC Measurement Standard

A new generation Cartesian loop transmitter for fl exible radio solutions

DATE: June 14, 2007 TO: FROM: SUBJECT:

APPENDIX C. Pulse Code Modulation Standards (Additional Information and Recommendations)

II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing

CLOCK AND DATA RECOVERY (CDR) circuits incorporating

Transcription:

A PREDICTABLE PERFORMANCE WIDEBAND NOISE GENERATOR Submitted by T. M. Napier and R.A. Peloso Aydin Computer and Monitor Division 700 Dresher Road Horsham, PA 19044 ABSTRACT An innovative digital approach to analog noise synthesis is described. This method can be used to test bit synchronizers and other communications equipment over a wide range of data rates. A generator has been built which has a constant RMS output voltage and a well-defined, closely Gaussian amplitude distribution. Its frequency spectrum is flat within 0.3 db from dc to an upper limit which can be varied from 1 Hz to over 100 MHz. Both simulation and practical measurement have confirmed that this generator can verify the performance of bit synchronizers with respect to the standard error rate curve. KEYWORDS: NOISE, BIT SYNCHRONIZER, GAUSSIAN, PSEUDORANDOM INTRODUCTION In the real world, baseband digital signals arrive contaminated by noise. This noise is generally modeled as a Gaussian distribution around the nominal data levels as shown in Figure 1. If the bit decision threshold is midway between the nominal data levels, a bit error will be generated whenever the amplitude of the noise exceeds the peak signal amplitude. A bit synchronizer filters and samples the noisy signal to extract the binary data and a clock. The performance of a bit synchronizer is specified in terms of its output bit error rate when presented with an input signal having a known signal-to-noise ratio. The theoretical bit error rate performance of an ideal bit synchronizer is used as a reference. A good bit synchronizer will perform within 1 db of the ideal curve.

BIT SYNCHRONIZER TESTING Testing a bit synchronizer requires a test signal with a known data pattern and a controllable signal-to-noise ratio. 1 A typical test configuration is shown in Figure 2. Generating a pseudorandom data pattern with a controlled amplitude is straightforward; however, mixing the correct level of noise with this data and producing repeatable results is much more difficult. NOISE REQUIREMENTS The noise source is required to have a uniform frequency distribution over a bandwidth several times larger than that of the matched filter in the bit synchronizer. If the test results are to be directly compared with the performance of an ideal bit synchronizer, the noise should have a Gaussian amplitude distribution and its RMS power level needs to be known to within a fraction of a decibel. When the data rate under test is changed, the amplitude and bandwidth of the noise source should change correspondingly so that the noise energy per bit remains constant. This requires a noise source which retains a constant RMS output power as its bandwidth is changed. THERMAL NOISE GENERATORS Commercial noise sources depend on the statistics of electron flow across PN junctions to generate noise which has a Gaussian amplitude distribution and a flat frequency spectrum. Generally, the noise power level is known only approximately and it will vary with time and the ambient temperature. Measurements at high bit rates require a wide band noise source. To match a lower data rate the noise can be filtered to reduce its bandwidth. However this reduces the noise amplitude and requires amplification to restore the noise to its original level. At low bit rates the effective noise source becomes the undefined amplifier noise rather than the calibrated noise generator. The alternative is to use a number of noise generators with different bandwidths to cover the desired bit rate range. An accurate noise power meter is needed to ensure that the amplifier gain is set correctly.

A truly Gaussian noise source has no theoretical limit to its maximum output voltage level. All practical generators have some finite level beyond which they cannot go. This sets a limit to bit error rate measurement, since the rare noise excursions which would create rare errors are not present in the input to a bit synchronizer. A noise signal with its peak excursions specified at five times the RMS noise level (a typical commercial specification) is not capable of generating predictable errors beyond a 10-7 rate. Some noise generators fail in the opposite direction and generate too many rare errors. Figure 3 shows bit error rate measurements made using three apparently identical commercial noise generators. Only one, curve 1, gave results approximating the true performance of the bit synchronizer while the other two showed an excess of errors at low noise levels. ALTERNATIVE NOISE SOURCE When Aydin Computer and Monitor Division s Model 3852 Bit Synchronizer Tester was being developed we needed a source of noise which could be tuned over a wide range of bandwidths. To avoid the complication, expense and uncertainty of thermal noise sources we developed a synthetic noise generator. The output of this generator has been shown to have the desirable properties of a thermal noise source yet it can be set to match any bit rate and signal-to-noise ratio without using a tunable low pass filter, a variable gain amplifier or a noise meter. SYNTHETIC NOISE An approximation to flat, Gaussian noise can be generated from a binary pseudorandom sequence. The use of pseudorandom sequence generators as analog noise sources has a venerable history. They were first available in commercial instruments in the 1960s. A shift register with feedback is used to generate a seemingly random bi-level output signal which has a (sine X)/X spectrum with its first null at the shift clock frequency. Analog noise can be generated from this binary output by severely limiting its bandwidth, either with an analog low pass filter or by using a weighted sum of the binary levels

at various points on the shift register to synthesize a 2 digital filter. This generates an approximately Gaussian amplitude distribution and also flattens the output frequency spectrum. Typically the resulting noise bandwidth is a twentieth of the shift clock frequency. If a digital filter is used, the noise bandwidth varies directly with the shift clock frequency while the noise amplitude remains constant. To test the Aydin Model 3335, a 40 Mbps bit synchronizer, using this approach would have required a pseudorandom generator with a shift clock tunable up to 2 GHz. Other workers computer-generate noise samples and then generate an analog output with a digital-to-analog converter 3 (DAC). If the processing is done in real time the noise bandwidth is limited by the processor speed. If pre-stored values are used, the requirement for some values to occur with low probability makes the memory size prohibitive. Another approach uses a digital filter to generate a Gaussian amplitude distribution but with the same (sine X)/X 4 bandwidth as the input sequence. This did not meet the requirement for a flat noise spectrum. We finally decided to separate the function of generating a flat frequency spectrum from that of generating a Gaussian amplitude distribution. Later we discovered that this idea had been anticipated though it had not been applied to the real-time generation of wide bandwidth noise. SPECTRUM FLATTENING Since the spectrum of a binary pseudorandom sequence is continuous out to the shift clock frequency it can be made flat from dc to some large fraction of the clock frequency by passing the binary sequence through a suitable filter. Since this filter must track the shift clock rate it is implemented digitally by summing weighted outputs from the generating shift register. In our design the weights were constrained to be powers of two. This has slightly compromised the flatness of the noise and the maximum noise bandwidth, but it has two important benefits; firstly, the filter output has a uniform amplitude distribution, and secondly, the filter can be built with commercial digitalto-analog converters.

FILTER PERFORMANCE Simulation using binary weighting (Figures 4 and 5) shows that the noise spectrum generated is flat within 0.32 db to 46% of the shift clock rate and that it has a -3 db bandwidth of 59% of the clock rate. Measurements on the prototype confirm the flatness of the spectrum (Figure 6). The window property of the pseudorandom sequence guarantees that all eight-bit binary codes appear in the output with equal frequency. This means that on average the DAC output spends equal time at each of its 256 output levels. This is far from the Gaussian distribution desired, but it is a more convenient starting point than would have been generated from an unconstrained filter. GAUSSIAN AMPLITUDE GENERATION By the Central Limit Theorem an approximately Gaussian output can be generated by summing a sufficient number of uncorrelated, band-limited, uniformly-distributed signals and this is the method used here. A number of uncorrelated signals are generated and mixed together. This gives a Gaussian output signal which is bit rate invariant and whose RMS level can be set with an accuracy limited only by resistor tolerances. The number of generators used was chosen to give a maximum peak excursion of six times the RMS level. This output closely matches a true Gaussian distribution. It passes the chi-squared test at the 1% level of significance and its kurtosis is 2.900. The latter is sufficiently different from 3.0 to give the output, when compared to a Gaussian distribution, a visible deficiency at the center of the distribution (Figure 7) and a steadily increasing deficiency beyond two standard deviations from the mean (Figures 8 and 9). PRACTICAL APPLICATION For most applications this source would be regarded as truly Gaussian, but when characterizing a bit synchronizer, rare bit errors are generated by correspondingly rare peaks in the noise. The measured error rate of a bit synchronizer is thus very sensitive to the density of the tails of the input noise distribution. A thermal noise source with a deficiency

or excess in its noise peaks would be useless for evaluating a bit synchronizer; however, the deficiency in the synthetic noise source can be exactly predicted. The relationship between the input signal to noise ratio and the expected number of errors is exactly known. If any errors are detected the true error rate can be calculated. When tested under identical conditions, the synthetic noise generator gave more consistent results than the best of the thermal noise sources tested (Figure 10). It will be possible to calculate, from the statistics of the synthetic noise, the theoretical error rate of an ideal bit synchronizer. This can then be compared with the Standard bit error rate curve which assumes Gaussian statistics. We -7 have shown that at all error rates greater than 10 the difference in performance is within a fraction of a db. This performance difference can be automatically compensated for in a microprocessor controlled bit sync tester such as the Aydin Model 3852. IMPLEMENTATION The noise generator is built from twelve identical shift register and digital-to-analog converter (DAC) sections, the whole being driven by two pseudorandom sequence generators. The DACs are rated to operate at an update rate of 250 Mwords per second and during testing output noise flat to 120 MHz has been measured. Each of the twelve individual DACs is driven by an eight bit shift register whose output bits are connected to the DAC in the correct configuration to implement the required digital filter. Ideally, the inputs to the twelve shift registers would come from twelve different, uncorrelated, pseudorandom binary generators. In practice, only two generators are used and the twelve uncorrelated sequences to drive the filter shift registers are generated from these by delaying the binary sequence by a different number of clock times before sending it to the filters. The delays are chosen to be large fractions of the maximum length of the sequences and to have no common divisors. At a clock rate of 200 MHz the final noise output will repeat itself every 91 years. In the Model 3852 tester the noise generator clock is phasecoherent with the internal bit rate clock used to generate

the dummy data pattern. This results in a noise spectrum which contains components at high multiples of the bit rate clock. Since these are far outside the pass band of the bit synchronizer input, they do not have any measurable effect on the bit error rae. Since both the data and the noise sequences can be reset to start from the same point, the Model 3852 can compare different bit synchronizers by exposing the units under test to exactly the same input signal, noise and all. Any differences in their error rates thus reflect genuine differences in performance rather than statistical fluctuations in the noise. CONCLUSIONS This noise generator is uniquely suited to the accurate testing of bit synchronizers at bit rates up to 50 Mbps; however, its tunability over a wide frequency range, its flatness and its close conformity to a Gaussian distribution make it an excellent noise source for general base-band test applications. References 1. Carlson, ASpecifying and Evaluating PCM Bit Synchronizers,@ Application note available from Aydin Computer and Monitor Division, 700 Dresher Road, Horsham, Pennsylvania, 19044. 2. Lipson, Foster and Walsh, AA Versatile Pseudo-Random Noise Generator,@ IEEE Trans. Instrumentation and Measurement, Vol 25, No. 2, June 1976. 3. Kafadar, AGaussian White-Noise Generation for Digital Signal Synthesis,@ IEEE Trans. Instrumentation and Measurement, Vol. IM- 35, No. 4, Dec. 1986. 4. Rowe and Kerr, AA Broad-Spectrum Pseudorandom Gaussian Noise Generator,@ IEEE Trans. Automatic Control, Vol. AC-15, No. 5, Oct 1970. 5. Neuvo and Ku, AAnalysis and Digital Realization of a Pseudorandom Gaussian and Impulsive Noise Source,@ IEEE Trans. on Communications, VOL. COM-23, No.9 Sept. 1975.

FIGURE 1. AMPLITUDE DISTRIBUTION OF NOISY DATA SHADED AREA INDICATES PROBABILITY OF A DATA 1 BEING RECEIVED AS A 0

FIGURE 2. BIT SYNC TESTER

FIGURE 3. BIT SYNCHRONIZER PERFORMANCE MEASURED WITH THREE IDENTICAL NOISE GENERATORS

FIGURE 4. THEORETICAL FREQUENCY SPECTRUM OF NOISE SYNTHESIZER FIGURE 5. DETAIL OF AWHITE@ PART OF NOISE SPECTRUM

FIGURE 6. MEASURED FREQUENCY SPECTRUM OF NOISE SYNTHESIZER WITH 50 MHz CLOCK INPUT FREQUENCY SCALE 0 TO 50 MHz LINEAR AMPLITUDE SCALE 2 db PER DIVISION FIGURE 7. COMPARISON OF NOISE GENERATOR AMPLTUDE DISTRIBUTION WITH TRUE GAUSSIAN

FIGURE 8. DETAIL OF NOISE GENERATOR AMPLITUDE DISTRIBUTION FIGURE 9. TAIL OF NOISE GENERATOR AMPLITUDE DISTRIBUTION

FIGURE 10. BIT SYNCHRONIZER PERFORMANCE MEASURES WITH THERMAL AND SYNTHETIC NOISE