University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

Similar documents
University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

Determining BJT SPICE Parameters

EXPERIMENT 5 CURRENT AND VOLTAGE CHARACTERISTICS OF BJT

ECE321 Electronics I Fall 2006

Chapter 3-2 Semiconductor devices Transistors and Amplifiers-BJT Department of Mechanical Engineering

ITT Technical Institute. ET215 Devices 1. Unit 6 Chapter 3, Sections

Electronics EECE2412 Spring 2017 Exam #2

Transistor Characteristics

Structure of Actual Transistors

University of Southern California School Of Engineering Department Of Electrical Engineering

ELEC 2210 EXPERIMENT 7 The Bipolar Junction Transistor (BJT)

ET215 Devices I Unit 4A

Chapter 3 Bipolar Junction Transistors (BJT)

The shape of the waveform will be the same, but its level is shifted either upward or downward. The values of the resistor R and capacitor C affect

BJT. Bipolar Junction Transistor BJT BJT 11/6/2018. Dr. Satish Chandra, Assistant Professor, P P N College, Kanpur 1

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

Chapter 3. Bipolar Junction Transistors

Bipolar Junction Transistors

Experiment 9 Bipolar Junction Transistor Characteristics

ESE319 Introduction to Microelectronics High Frequency BJT Model & Cascode BJT Amplifier

Chapter 3: Bipolar Junction Transistors

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Lecture 12. Bipolar Junction Transistor (BJT) BJT 1-1

EXPERIMENT #3 TRANSISTOR BIASING

CHAPTER 3: BIPOLAR JUNCION TRANSISTOR DR. PHẠM NGUYỄN THANH LOAN

Lab 3: BJT Digital Switch

Lecture (06) Bipolar Junction Transistor

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 2 (CONT D - II) DIODE APPLICATIONS

Exercises 6.1, 6.2, 6.3 (page 315 on 7 th edition textbook)

Lecture 4. Reading: Chapter EE105 Fall 2007 Lecture 4, Slide 1 Prof. Liu, UC Berkeley

7. Bipolar Junction Transistor

ECE 440 Lecture 29 : Introduction to the BJT-I Class Outline:

COE/EE152: Basic Electronics. Lecture 5. Andrew Selasi Agbemenu. Outline

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

ESE 319 MT Review

EXPERIMENT 6 REPORT Bipolar Junction Transistor (BJT) Characteristics

UNIT 3: FIELD EFFECT TRANSISTORS

Transistors and Applications

Lecture 16. The Bipolar Junction Transistor (I) Forward Active Regime. Outline. The Bipolar Junction Transistor (BJT): structure and basic operation

Bipolar Junction Transistors (BJTs) Overview

Bipolar Junction Transistors (BJTs)

Concepts to be Covered

EE105 Fall 2014 Microelectronic Devices and Circuits. NPN Bipolar Junction Transistor (BJT)

Exercise 2: Collector Current Versus Base Current

PHYS225 Lecture 6. Electronic Circuits

Transistor Biasing and Operational amplifier fundamentals. OP-amp Fundamentals and its DC characteristics. BJT biasing schemes

ECE 310 Microelectronics Circuits

5.25Chapter V Problem Set

Lecture #3 BJT Transistors & DC Biasing

ESD (Electrostatic discharge) sensitive device, observe handling precaution!

Department of Electrical Engineering IIT Madras

4.1.3 Structure of Actual Transistors

Roll No. B.Tech. SEM I (CS-11, 12; ME-11, 12, 13, & 14) MID SEMESTER EXAMINATION, ELECTRONICS ENGINEERING (EEC-101)

Type Marking Pin Configuration Package BFP450 ANs 1 = B 2 = E 3 = C 4 = E SOT343

Chapter Two "Bipolar Transistor Circuits"

SOT-23 Mark: 1S. TA = 25 C unless otherwise noted. Symbol Parameter Value Units

Figure1: Basic BJT construction.

ELECTRONICS LAB. PART 3

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY)

Reg. No. : Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester

The collector terminal is common to the input and output signals and is connected to the dc power supply. Common Collector Circuit

Chapter 6: Transistors and Gain

Chapter 4 DC Biasing BJTs. BJTs

Homework Assignment 05

The Bipolar Junction Transistor- Small Signal Characteristics

Dr.R.Seyezhai/ International Journal of Engineering Research and Applications (IJERA)

PHY405F 2009 EXPERIMENT 6 SIMPLE TRANSISTOR CIRCUITS


ชาว ศวกรรมคอมพ วเตอร คณะว ศวกรรมศาสตร มหาว ทยาล ยเทคโนโลย ราชมงคลพระนคร

ECEN 325 Lab 7: Characterization and DC Biasing of the BJT

Transistor Biasing. DC Biasing of BJT. Transistor Biasing. Transistor Biasing 11/23/2018

C H A P T E R 6 Bipolar Junction Transistors (BJTs)

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

BJT Amplifier. Superposition principle (linear amplifier)

Chapter 6. BJT Amplifiers

High Frequency Amplifiers

Analog & Digital Electronics Course No: PH-218

Bipolar Junction Transistor

Electronics II (02 SE048) Lab Experiment 1 (option A): BJT Differential Amplifiers

PHYS 3152 Methods of Experimental Physics I E2. Diodes and Transistors 1

Bipolar Junction Transistor (BJT) Basics- GATE Problems

UNIT-III Bipolar Junction Transistor

EXPERIMENT 12: SIMULATION STUDY OF DIFFERENT BIASING CIRCUITS USING NPN BJT

Alexandria University Faculty of Engineering Electrical Engineering Department

Section 2.3 Bipolar junction transistors - BJTs

Lab 3: BJT I-V Characteristics

Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay

EBERS Moll Model. Presented by K.Pandiaraj Assistant Professor ECE Department Kalasalingam University

Lecture 24: Bipolar Junction Transistors (1) Bipolar Junction Structure, Operating Regions, Biasing

The Common Emitter Amplifier Circuit

Introduction to semiconductor technology

Engineering Spring Homework Assignment 4: BJT Biasing and Small Signal Properties

CA3018, CA3018A. General Purpose Transistor Arrays. Features. Applications. Part Number Information. Pinout. [ /Title () /Autho.

R a) Draw and explain VI characteristics of Si & Ge diode. (8M) b) Explain the operation of SCR & its characteristics (8M)

(a) BJT-OPERATING MODES & CONFIGURATIONS

SPICE Model Creation from User Data

Electronics Fundamentals BIPOLAR TRANSISTORS. Construction, circuit symbols and biasing examples for NPN and PNP junction transistors.

NPN SILICON HIGH FREQUENCY TRANSISTOR

ES 330 Electronics II Homework # 1 (Fall 2016 SOLUTIONS)

Transcription:

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering EE 348: Homework Assignment #04 Spring, 2001 (Due 02/27/2001) Choma Problem #16: n monolithic circuits, diodes are commonly realized as appropriate interconnections of bipolar junction transistors (BJTs). To this end, the static volt ampere characteristics of each of the bipolar circuits shown in Fig. (P16) emulate those of a PN junction diode; that is, the indicated current,, relates to the indicated voltage,, in accordance with the approximate algebraic expression, n f T eff e 1. For each configuration, use the Ebers Moll model to deduce an expression for the effective diode saturation current, eff, in terms of the transport saturation current ( s ), the forward beta (β f ), the reverse beta (β r ), and the base-emitter junction injection coefficient (n f ), of the bipolar junction transistor. For simplicity, assume that the injection coefficients of both BJT junctions are identical, and ignore the intrinsic base (R b ), emitter (R e ), and collector (R c ) resistances. Also, assume that the junction injection coefficients, n f and n r, are identical. Problem #17: (a). (b). Fig. (P16) The basic current mirror in Fig. (P17) is typically designed to ensure that transistor Q1 is biased within in its linear active domain. f the circuit is to provide a static collector biasing current, CQ, that is nominally independent of temperature over reasonable baseemitter junction temperature excursions, the circuit must be designed so that the two transistors, Q1 and Q2, are electrically identical and conduct equal collector current densities. n turn, this design constraint guarantees that the two transistor base-emitter voltages, BE1 and BE2, match one another over a wide range of operating temperatures. Consider the case in which the baseemitter junction area of transistor Q1 is A 21 times larger than that of transistor Q2. (a). Assuming that the circuit is designed correctly to ensure acceptable temperature desensitization, derive an expression for the static collector current, CQ, in terms of circuit (c).

parameters, applied static voltages, and transistor h FE and BE. (b). What design criterion must be satisfied to render CQ almost independent of h FE? (c). Why is the biasing current, CQ, nominally independent of the voltage, P? (d). For a fixed collector load resistance, R l, what smallest value of applied static voltage, P, ensures transistor Q1 operation in its linear regime? CC P R 1 R l Q2 Q1 CQ R 2 R ee Fig. (P17) Problem #18: The three transistors in the base current compensated bias current mirror of Fig. (P18) are electrically identical and conduct identical collector current densities. As usual, the circuit is designed to ensure that all transistors operate in their respective linear regimes. CC P R R l Q3 CQ Q2 Q1 R x Fig. (P18) (a). Derive an expression for the bias current, CQ, in terms of circuit parameters, transistor h FE, and transistor BE. (b). What design requirements must be satisfied to render CQ almost independent of h FE? (c). What purpose is served by resistor R X? Would the circuit operate acceptably over wide Homework #04 35 Spring Semester, 2001

temperature ranges if R X were supplanted by an open circuit? Problem #19: The TN2219AM NPN transistor has the following abridged set of SPCE parameters. Use SPCE to generate, and submit plots of, the following static characteristic curves. Save copies of these plots; you will need them in subsequent homework assignments! (a). Base current ( B ) -versus- base-emitter voltage ( BE ) for collector-emitter voltages ( CE ) of 1.5, 2.5, and 3.5 volts. ary BE from zero -to- 800 m. (b). Collector current ( C ) -versus- BE for CE =1.5, 2.5, and 3.5 volts. ary BE from zero - to- 800 m. (c). Static current gain (h FE = C / B ) -versus- C for CE =1.5, 2.5, and 3.5 volts. ary C from 100 na -to- 10 ma, and plot C on a logarithmic scale. PARAMETER DESCRPTON ALUE UNTS S Transport Saturation Current 1.80 fa βf Forward Current Gain 140 NF B-E Junction Emission Coefficient 1.0 AF Forward Early oltage 54 volts KF Forward Knee Current 22 ma SE B-E Leakage Saturation Current 800 fa NE B-E Leakage Emission Coefficient 2.05 βr Reverse Current Gain 0.2 NR B-C Junction Emission Coefficient 1.0 RB Average Base Resistance 150 ohms RE Average Emitter Resistance 2 ohms RC Average Collector Resistance 120 ohms CJE Zero Bias B-E Junction Capacitance 5 ff JE B-E Built-n Potential 950 m MJE B-E Junction Grading Coefficient 0.5 CJC Zero Bias B-C Junction Capacitance 10 ff JC B-C Built-n Potential 790 m MJC B-C Junction Grading Coefficient 0.34 CJS Zero Bias Substrate Capacitance 50 ff JS Substrate-Collector Built-n Potential 700 m MJS Subs.-Collector Junction Grading Coeff. 0.5 TF Forward Minority Carrier Transit Time 9 psec TR Reverse Minority Carrier Transit Time 46.9 nsec Problem #20: Use the TN2219AM NPN transistor to design the circuit of Fig. (P17) to Homework #04 36 Spring Semester, 2001

meet the following requirements and specifications (presumed quoted at 27 ºC). CC = P = 3.3 volts Both transistors biased for linear operation Both transistors identical, inclusive of junction areas CQ = 1.5 ma @ CE1 = 1.5 volts R l 6R ee CQ changes by no more than 10% for temperatures ranging from 27 ºC - to- 75 ºC. Simulate the circuit, making sure to check the following performance indices. When the simulations do not track with either specifications or calculations, find out why and execute the required corrective actions. (a). Collector current ( CQ ) at temperature (T) = 27 ºC, 50 ºC, 75 ºC. (b). oltage at base of transistor Q1, with respect to ground, at T = 27 ºC, 50 ºC, 75 ºC. (c). oltage at collector of transistor Q1, with respect to ground, at T = 27 ºC, 50 ºC, 75 ºC. (d). oltage at emitter of transistor Q1, with respect to ground, at T = 27 ºC, 50 ºC, 75 ºC. Homework #04 37 Spring Semester, 2001

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering EE 348: Homework Assignment #04 Spring, 2001 (SOLUTONS: Due 02/27/2001) Choma Problem #16: Homework #04 38 Spring Semester, 2001