Interested candidates, please send your resumes to and indicate the job title in subject field.

Similar documents
Digital Systems Design

STM RH-ASIC capability

Course Outcome of M.Tech (VLSI Design)

Mixed Signal Virtual Components COLINE, a case study

IST is an ISO 9000:2008 with Design Registered Company. IST is committed to comply with

Teaching digital control of switch mode power supplies

Lies, Damned Lies and Hardware Verification. Mike Bartley, Test and Verification Solutions

22. VLSI in Communications

CoolMOS SJ MOSFETs benefits

Special Requirements Specially for Energy Systems Singapore/Singapore PR students with 2nd Class Upper Honours.

SEM-1 (17D06101) STRUCTURED DIGITAL SYSTEM DESIGN L T P C. CO2:Provide solution to overcome short channel issues. (17D57102) CMOS ANALOG IC DESIGN

A START-UP S PROSPECTIVE TO TECHNOLOGY CHOICE AND IC DEVELOPMENT IN DEEP SUBMICRON CMOS

Evaluation of Package Properties for RF BJTs

Application - Power Factor Correction (PFC) with XMC TM. XMC microcontrollers July 2016

Trends and Challenges in Analog and Mixed-Signal- Verification

Applications of 1EDNx550 single-channel lowside EiceDRIVER with truly differential inputs

CoolMOS SJ MOSFETs benefits

Overview of Design Methodology. A Few Points Before We Start 11/4/2012. All About Handling The Complexity. Lecture 1. Put things into perspective

Computer Aided Design of Electronics

TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. LIST OF TABLES LIST OF FIGURES LIST OF SYMBOLS AND ABBREVIATIONS

Analog Custom Layout Engineer

CS 6135 VLSI Physical Design Automation Fall 2003

A Top-Down Microsystems Design Methodology and Associated Challenges

Digital Control for Power Electronics 2.0

1. Introduction. Institute of Microelectronic Systems. Status of Microelectronics Technology. (nm) Core voltage (V) Gate oxide thickness t OX

Visvesvaraya Technological University, Belagavi

Questa ADMS. Analog-Digital Mixed-Signal Simulator. Mixed-Signal Simulator for Modern Design. A Flexible Mixed-Signal Strategy

LABORATORIES-ECE. Sir Srinivasa Ramanujan - Microprocessor & Microcontroller Laboratory

Questa ADMS supports all three major methodologies for mixed-signal verification:

Aim. Unit abstract. Learning outcomes. QCF level: 6 Credit value: 15

Overview and Challenges

Toshiba Global Internship 2018

Datorstödd Elektronikkonstruktion

Electronics & Telecommunications Engineering Department

VLSI testing Introduction

Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students

Design of Mixed-Signal Microsystems in Nanometer CMOS

Using ICEM Model Expert to Predict TC1796 Conducted Emission

LABORATORIES-ECE. Microprocessor & Microcontroller Lab - Srinivasa Ramanujan Lab

ST s Solutions for LED General Illumination

Exploring the Basics of AC Scan

Innovation is calling! Join Infineon Austria. [ ] [ english ]

EMC simulation addresses ECU validation issues

The Quest for High Power Density

Application Note AN V1.0 May T h i n P A K 5 x 6. IFAT PMM APS SE AC René Mente, MSc

A Study on Comparator and Offset Calibration Techniques in High Speed Nyquist ADCs. Chi Hang Chan, Ivor

BASICS: TECHNOLOGIES. EEC 116, B. Baas

Maximize performance, minimize component count

Modernised GNSS Receiver and Design Methodology

GR14 COURSE OUTCOMES ECE BOS

Master of Comm. Systems Engineering (Structure C)

5G Wireless Researcher Acces lab

- Software Engineer con Laurea Magistrale in Informatica, Telecomunicazioni o Elettronica

Lecture Perspectives. Administrivia

(VE2: Verilog HDL) Software Development & Education Center

Technology Transfers Opportunities, Process and Risk Mitigation. Radhika Srinivasan, Ph.D. IBM

ERAU the FAA Research CEH Tools Qualification

Modern Power Electronics Courses at UCF

Curriculum Vitae. Education. Distinctions. Personal info

EC 1354-Principles of VLSI Design

Design and Implementation of Photovoltaic Inverter system using Multi-cell Interleaved Fly-back Topology

Lecture 30. Perspectives. Digital Integrated Circuits Perspectives

NGP-N ASIC. Microelectronics Presentation Days March 2010

Agenda. 9:30 Registration & Coffee Networking and Sponsor Table-tops Welcome and introduction

Gate Drive Optimisation

In the previous chapters, efficient and new methods and. algorithms have been presented in analog fault diagnosis. Also a

At the end of this course, students should be able to: 1 explain experimental results with theoretical expected outcome

CHAPTER 1 INTRODUCTION

SpectraTronix C700. Modular Test & Development Platform. Ideal Solution for Cognitive Radio, DSP, Wireless Communications & Massive MIMO Applications

Design Ac Dc Voltage Regulator Using Scr Pdf

Design and Simulation of Three Phase Controlled Rectifier Using IGBT

DIGITAL POWER ICs High Growth Opportunities for IC and Foundry Vendors

Meeting The Standby Power Specification In LED TVs With A Single Power Supply

AMS Verification for High Reliability and Safety Critical Applications by Martin Vlach, Mentor Graphics

Multiple Category Scope and Sequence: Scope and Sequence Report For Course Standards and Objectives, Content, Skills, Vocabulary

DIGITAL ELECTRONICS ANALOG ELECTRONICS

Cyclone II Filtering Lab

A Highly Versatile Laboratory Setup for Teaching Basics of Power Electronics in Industry Related Form

POWER- SWITCHING CONVERTERS Medium and High Power

WURTH ELECTRONICS MIDCOM INC.

Stratix II Filtering Lab

Lecture Introduction

Lecture 1. Tinoosh Mohsenin

Rapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer

Bench Automation Design for Estimation of Transient Thermal Resistance

Numerical models of MOS devices and modelling methodology of physical effects in IC substrates.

Making your ISO Flow Flawless Establishing Confidence in Verification Tools

Embedded Sensors. We can offer you complete solutions for intelligent integrated sensor systems.

Getting to Smart Paul Barnard Design Automation

From design to good integrated circuits. Workshop on Affordable Design and Production of Mixed-Signal ASICs for Small and Medium Enterprises (SMEs)

TLE9879 EvalKit V1.2 Users Manual

A Self-Contained Large-Scale FPAA Development Platform

UT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February

VLSI Testing. Yield Analysis & Fault Modeling. Virendra Singh Indian Institute of Science Bangalore

800 W PFC evaluation board

Abstract For Design Of Ac Dc Voltage Regulator Using Scr

Validation of Frequency- and Time-domain Fidelity of an Ultra-low Latency Hardware-in-the-Loop (HIL) Emulator

Lecture 1: Introduction to Digital System Design & Co-Design

TRENCHSTOP 5 boosts efficiency in Home Appliance, Solar and Welding Applications

Stratix Filtering Reference Design

Transcription:

Senior/Test Engineer Responsible for preparing the Production Testpackages (Hardware and Software), and Qualification Testprograms Prepares test specifications and hardware (Probecard, Loadboard) design specifications Responsible for development of new innovative approaches for highly parallel testing, new methodologies to improve coverage and test time, more efficient program structures / libraries, etc. Including IP generation Ensure continuous development, improvement and updating of component/module test programs from early development until end of product life Ensure Timely transfer of Engineering and Production testpackages for Wafersort and Final (Packaged) Test to various test sites Defines and prepares Burnin test board specifications and hardware validations during project start up Prepares and releases test programs for production tests and product qualifications throughout project cycle Continuous development and innovation on Burnin test coverage, high parallel tests and efficient test methodology Involvement in troubleshooting and debugging Burnin test related problems of diverse complexity and scope Cross functional interaction within/outside project team to resolve product issues, yield topics and Burnin test-related matters Master or Degree in Electronics Engineering Experience / Knowledge: 3-5 years of relevant experience in leading successful CMOS IC test development projects Experience Teradyne J750 testdeveloper with strong knowhow in Hardware (Probecard, Loadboard) Design Knowledgeable of Microcontroller of SOC and FLASH test development is preferred Experience in Visual Basic programming and Perl Scripting Business focus with strong planning, coordination, analytical and good communication skills

Senior Staff/Staff/Senior Engineer (Analog IC Design) Responsible for the development of Mixed Signal IP in mainly CMOS technology for Industrial and Automotive application Circuit level simulation and verification, block and top level design, circuit/block layout, lab evaluation and support for circuit blocks, interpreting requirement specifications to achieve design strategies Bachelor Degree/Master/Ph-D in Electronics/Electrical Engineering/Physics >8yrs (Staff) 6~8yrs (Senior Engineer) working experience in Mixed Signal design Experience in Mixed signal design in PLL, DLL, regulator and particularly ADC/DAC Direct customer interaction in concept, and specification discussion Project Management Deep understanding (at least 5 years experience in design) of state of art ADC/DAC architecture Independent, able to work under minimal supervision Leadership qualities, able to drive project Team player, able to work with internal and external partners Good communications, interpersonal skills and presentation skills Able to work under pressure and challenging environment

Staff / Senior IC Product Engineer Responsible for setting directions in analysis methodology and bench capability, toolings to enable fast execution of reject analysis and verifications Responsible for defining qualification requirement, analysis, characterization including tests generation and ensure manufacturability Perform/provide guidance on Electrical and Physical failure analysis to understand failure mechanism Interact with FE, design, concept and test engineers to drive for product robustness and testcoverage improvements Champion rootcause findings to support improvement programs and drive for yield optimization Master or Degree in Semiconductor Physics, Electrical/ Electronics Engineering or equivalent Experience in FE Wafer processes and fabrication, preferably on CMOS products Good knowledge in Test/Product Engineering Experience in product development, embedded circuit design, design and test of digital/ analog circuits. Preferably with Micro-controller product know-how Strong technical background with proven experience in IC failure analysis and fault localization techniques Experience in analysis using bench setup and/ or ATEs Good knowledge in UNIX, Ms Office & programming (C, C++, Perl and/or assembly language) Self starter and team player with good communication and analytical skills

Senior/Staff IC Test Development Engineer Responsible for Production Testpackages(testprograms and hardware) Prepares test specifications and hardware (Probecard, Loadboard) design specifications. Responsible for development of new innovative approaches for highly parallel testing, new methodologies to improve coverage and test time, more efficient program structures and libraries Ensure continuous development, improvement and updating of component/module test programs from early development until end of product life Ensure Timely transfer of Engineering and Production testpackages for Wafersort and Final(Packaged) Test to various test sites. Master or Degree in Electrical/Electronics Engineering Relevant 5-8 years of working experience in leading successful test development project at SOC level in deep submicron processes. Knowledgeable in Teradyne J750 ATE testing with experience in Hardware designs. Knowledge of Microcontroller, SOC and FLASH testdevelopment is preferred. Experience in Visual Basic programming and Perl Scripting. Business focus with strong planning, coordination, analytical and communication skills

Principal/Senior Staff/Staff Engineer (System Concept) Requirement management from lead customers and competitor benchmark Lead customer support for technical discussion and issues System architecture specification and system modelling in USB power management application domain Algorithm design and IP definition, such as Processor, memories, analog frontend PhD/Master/Bachelor s degree in Electronic/Computer Engineering with minimum 10 years working experience where at least 5 years is in system concept engineering Profound expertise in analog, digital and firmware base system architectures Strong system architecture knowledge of USB charger management and power deliveries Strong knowledge of mixed-signal architecture and concept, such AFE, PLL, ADC, DAC, etc Knowledge of power converter topologies such as PFC, LLC, DCM, CCM, Flyback and algorithms for SMPS application is highly desirable Profound knowledge in system modelling, e.g. MATLAB, SIMETRIX etc. Strong interpersonal and communication skills and self-motivated team player

Senior Staff/Staff Engineer (System and Application Engineering) Key technical team member in developing state of art lighting system solution from system concept, design and testing. Develop turn-key lighting system board, application note, fighting guide to support smooth solution implementation. Provide second level (expert) technical support to worldwide customer including design-in activities. Conduct training and share relevant technical information to regional field support engineer. Coach team in performing reverse engineering and benchmarking on competitors lighting solution. Perform Product Definition and technical requirement management together with customer on new/innovative Lighting solutions. PhD/Masters/Bachelor s degree in Electrical/Electronic/Applied Science Engineering with minimum 8 years related working experience In depth knowledge on both fluorescent and LED lighting application topology, AC-DC, DC-DC lighting ICs Solid hands on experience in system board design including PCB layout, EMI/EMC compliance, dimming compatibility etc Good understanding on current lighting solution trend, lighting specification, limitation for analog and digital lighting solution Experience in designing e-transformer and dimmer is a must Self starter and good track record in technical leadership Strong analytical skill and able to lead team resolve complex technical issue

Application / System Engineer (2 years contract) Application and System Engineering for AC-DC SMPS IC products New IC verification in the Application, reference board design, support product launch and in-design in at lead customers Application Notes and develop application design tools, train Field Application Engineers Product Definition in co-operation with the IC design concept team Bachelor Degree/Masters in Electrical Engineering with minimum 3 years experience in Switched Mode Power Supplies (SMPS) design, prototyping and verification, experience in IC product definition desired AC-DC power supply circuit design experience needed, especially quasi resonant and fixed frequency flyback, PFC CCM and DCM and resonant topologies like LLC Knowledge in digital controlled (DSP based) power application desired, software / firmware knowledge for DSP based SMPS Good knowledge in EMC standards and system testing methods Fluent English, good English technical writing skills Team player, good communication and presentation skills, results-oriented, innovative

System Engineer (2 years contract) Working closely with Application Scouting Centre in Villach, mainly on: - Circuit design (Power converter design) - Circuit simulation (Simulation software used: Matlab, PLECS, PSPICE and SIMetrix) - Circuit and component evaluation - Schematic and CAD layout design support for proto-type build Technical support to System engineering team Bachelor Degree in Electrical/Electronics Engineering or equivalent 2 to 3 years of experience in power electronics Highly skilled in engineering analysis with advanced knowledge in the theory and application of power converter systems Experience and understanding of application of magnetics to inductors and transformers to minimize losses and maximize efficiency Design experience with FETs, MOSFETs, SCRs, TRIACs, IGBTs, Bipolar Transistors, TVS, etc A strong understanding of PCB layout, component placement and routing

Principal Engineer (System-on-Chip Verification) Technical lead responsible for system-on-chip (SoC) verification of Infineon Tricore-based microcontroller family in a team of SoC verification engineers Overall responsibility and ownership of new microcontroller SoC verification concept and verification plans, including support for and review of verification plans provided by the team. Verification content ownership based on specifications and application scenarios, ISO26262 Safety product requirements and SoC design requirements Technical coordination of SoC verification team: direction setting in terms of verification focus, debug and troubleshooting; training and coaching of fellow engineers Work in a multi-cultural environment with international (eg Europe) R&D interfaces: application and concept engineering, methodology, design and subsystem/ip verification teams, SW development, etc Handling test bench integration of SoC design in all phases of verification (RTL, gate-level), including centralized troubleshooting of design issues over wide range of IP components: digital IP, mixed signal IP simulation models, firmware, etc MSc degree in Electrical Engineering At least 15 years experience in functional verification, especially SoC verification Very good understanding of processor (eg. ARM or other cores) based SoC architecture and SoC & IP designs to identify critical areas for focus of SoC verification Must have experience in Automotive microcontroller development/verification Preferably has background in verification/development of ISO26262 Safety products Excellent communication skills, verbal and written and strong leadership capability Embedded C and C++, SystemC, System Verilog, assertions (PSL, SVA), VHDL and Verilog, Unix scripting (Perl, Shell)