COMPUTER TECHNOLOGY 2015/2016 Exercises. Unit 7

Similar documents
Digital Electronics 8. Multiplexer & Demultiplexer

Digital Logic and Design (Course Code: EE222) Lecture 14: Combinational Contd.. Decoders/Encoders

Combinational Logic Design CH002

Logic Design I (17.341) Fall Lecture Outline

Chapter 3 Combinational Logic Design

MSI Design Examples. Designing a circuit that adds three 4-bit numbers

Encoders. Lecture 23 5

Lab 2: Combinational Circuits Design

Odd-Prime Number Detector The table of minterms is represented. Table 13.1

2 Building Blocks. There is often the need to compare two binary values.

COMBINATIONAL CIRCUIT

Logic diagram: a graphical representation of a circuit

UNIT-IV Combinational Logic

University of Technology

(a) (b) (c) (d) (e) (a) (b) (c) (d) (e)

Digital Electronics. Functions of Combinational Logic

LOGIC MODULES INTRODUCTION

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

Combinational Logic Circuits. Combinational Logic

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Solutions. ICS 151 Final. Q1 Q2 Q3 Q4 Total Credit Score. Instructions: Student ID. (Last Name) (First Name) Signature

ICS 151 Final. (Last Name) (First Name)

CSCI "Decoders & Demultiplexers"

ELECTROVATE. Electromania Problem Statement Discussion

Topic Notes: Digital Logic

Gates and Circuits 1

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

EXPERIMENT NO 1 TRUTH TABLE (1)

DIGITAL LOGIC CIRCUITS

Combinational Logic. Combinational Logic Design Process, Three State Buffers, Decoders, Multiplexers, Encoders, Demultiplexers, Other Considerations

Logic Circuit Design

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

Forename(s) Surname Number of seat

Chapter 3 Digital Logic Structures

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Gates and and Circuits

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.

Practical Workbook Logic Design & Switching Theory

Chapter 1: Digital logic

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28

Electronics. Digital Electronics

7.1. Unit 7. Fundamental Digital Building Blocks: Decoders & Multiplexers

Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices

a b c d e f g h 1 a b c d e f g h C A B B A C C X X C C X X C C A B B A C Diagram 1-2 Square names

TABLE 3-2 Truth Table for Code Converter Example

Digital Logic Design ELCT 201

Combinational logic. ! Regular logic: multiplexers, decoders, LUTs and FPGAs. ! Switches, basic logic and truth tables, logic functions

Learning Objectives:

Subject: Analog and Digital Electronics Code:15CS32

Bayes stuff Red Cross and Blood Example

Lecture 3: Logic circuit. Combinational circuit and sequential circuit

Chapter 5: Signal conversion

Digital Fundamentals

CHW 261: Logic Design

Overview. This lab exercise requires. A windows computer running Xilinx WebPack A Digilent board. Contains material Digilent, Inc.

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

Chapter 3 Digital Logic Structures

Larger 5 & 6variable Karnaugh maps

5. (Adapted from 3.25)

Function Table of 74LS138, 3-to-8 Decoder +5V 6 G1 4 G2A 5 G2B. 4-to-16 Decoder using two 74LS139, 3-to-8 Decoder

Function Table of an Odd-Parity Generator Circuit

Lecture #1. Course Overview

COUNTING AND PROBABILITY

2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.

Unit 3. Logic Design

Lecture 02: Digital Logic Review

UNIT 2. Digital Signals: The basics of digital encoding and the use of binary systems.

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS

Multiple input gates. The AND gate

2018 NASSC RULES INTRODUCTION

MEP Practice Book SA5

16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)

DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA

Active and Passive leads. A passive lead has little or no risk attached to it. It means playing safe and waiting for declarer to go wrong.

Lesson 3. Takeout Doubles and Advances

EXPLICIT AND NORMAL FORM GAMES

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

7.1. Unit 7. Fundamental Digital Building Blocks: Decoders & Multiplexers

Written exam IE1204/5 Digital Design Friday 13/

CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

Crapaud/Crapette. A competitive patience game for two players

Fan in: The number of inputs of a logic gate can handle.

MEP Practice Book ES5. 1. A coin is tossed, and a die is thrown. List all the possible outcomes.

ECE COMBINATIONAL BUILDING BLOCKS - INVEST 14 DATA TRANSFER

Addition and Subtraction with Rational Numbers

Analog, Digital, and Logic

LEARN TO PLAY CHESS CONTENTS 1 INTRODUCTION. Terry Marris December 2004

3. Bishops b. The main objective of this lesson is to teach the rules of movement for the bishops.

Data output signals May or may not be same a input signals

Design IV. E232 Fall 07

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

Analog Inputs and Outputs

IES Digital Mock Test

Exercise 1: AND/NAND Logic Functions

FRIDAY, 18 MAY 1.00 PM 4.00 PM. Where appropriate, you may use sketches to illustrate your answer.

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

Transcription:

COMPUTER TECHNOLOGY 05/06 Exercises. Unit 7 Test. Identify the function of the figure below: A F ABC+ ABC B F ABC+ AB+ ABC C Neither A nor B are true ) About the circuit of the figure below, tick the true answer: A This is an active-low output DEC x4 and all outputs are zero. B This is a decoder x4 and output signals are D0=0, D=0, D=; D3=0 C This is a DEC x4 and all outputs are

3) Identify the circuit of the figure below: A MUX 8x with two control inputs B MUX 8x with four control inputs C Answers A and B are false 4) Tick the function table that correspond to this circuit. A B C

5) About the circuit of the figure below, tick the true answer. f (0,0,,,) 0 f (,,0,0,) 0 A B C Answers A and B are false 6) Let us assume that ABC and xyz are the binary representations of numbers n and m in the figure below. Tick the true answer: A if n<4 then m=n+ B Always x=0, y=0, z=0 C Always x=0, y=, z=0 7) About the circuit below, tick the true answer. A If A=0, B=, C=, then X=0, Y=, Z=. B Always X=, Y=, Z= C If A=, B=, C=0, then X=0, Y=, Z=.

8) Find the correct implementation of function F( a, b, c) M (0,,4,5,7) 0 0 3 4 5 6 E MUX 8x F a b c 0 E DEC 3x8 0 3 4 5 6 F c b a 0 E DEC 3x8 0 3 4 5 6 F 7 0 7 7 a b c A B C 9) Tick the true sentence A The active-low enable MUX 6x contains eight 4-input AND gates. B The active-high enable MUX 6x contains sixteen 6-input AND gates. C COD 8x3 contains three 4-input AND gates 0) Find the false sentence A The code converters can be easily implemented by using encoders and decoders B DEC 3x8 and DMUX 8x can perform the same functionality C 7-segment decoder generates minterms.

Problems ) Imagine we want to design a combinational circuit to solve the following logic problem. A football club manager decides at the end of the season if the coach continues on the charge (F=) or not (F=0) depending on several aspects. Note that there are only two teams in this curious championship. If the team wins scoring more than 70 points, the coach goes on. Nevertheless, if the team wins but with less than 70 points, the coach will have the same fate than the one of the opponent coach. In case the team reaches 70 points without being the winner, the coach will have the contrary fate than the one of the opponent coach. Finally, when the team loses the championship scoring less than 70 points, the coach is fired. a) Define the inputs and outputs of the problem. b) Find the truth table c) Make an implementation of the logic circuit by using NOR gates In order to take a more collective decision, the manager achieves an agreement with the management board. They conclude that: if the team wins, the same earlier criteria are adopted, otherwise, the decision will be the one of the management board. d) Find the new truth table. e) Make an implementation of the logic circuit by using a MUX 4x. Choose the control inputs as you wish.

) The figure below illustrates an irrigation system of two plots of land (X and Y). The system is composed of a windmill, an engine M, two water tanks controlled by their corresponding valves V X and V y. Note that the volume of tank X is twice the one of tank Y. Besides, tank A has got two level sensors A and B, whereas C has only one level sensor C (the location of sensors A, B and C can be seen in the figure). Finally, the wind sensor S is activated (S=0, active-low signal) when the wind speed is less than 0m/seg. The motor starts up when wind speed is less than 0m/seg and both tanks are not empty. Plot X is irrigated as soon as the tank is full and the wind speed is less than 0m/seg or if S= and the tank is half full. Plot Y is irrigated if and only if there is enough wind-speed and the water level reaches sensor B. a) - Identify input and output variables and set the don t care conditions. - Find the truth table of the problem. b) (.5 puntos) - Implement function M with only one MUX 4x and the necessary NAND gates. - Implement function V X with a DEC x4 network. - Implement V Y with DEC x4, MUX 4x and the necessary gates.

3) Figure represents a district with three car-parks (A, B and C) and six traffic lights with two lights each (red and green). As it can be seen in Figure, all streets are one way streets. The goal is to design a combinational circuit that somehow helps a supervisor to control the traffic lights. The supervisor manages the traffic lights through a keyboard composed of seven buttons numbered from 0 to 7. Each time a button is pushed, a specific path between two car-parks is established as follows: - Button opens the path from A to B - Button 3 opens the path from A to C - Button 4 opens the path from B to A - Button opens the path from B to C - Button 6 opens the path from C to A - Button 7 opens the path from C to B - Button 5 closes the traffic in the whole district. All traffic lights are red. - Button 0 disables the system. All traffic lights are OFF. Figure Figure a) Set the inputs and outputs of this combinational circuit. Find the corresponding truth table. b) Implement functions V and V (green lights) with one MUX 4x each. Take two MSB variables as control inputs for V and two LSB variables for V. c) Implement both functions V3 and V4 with only one active-low output DEC3x8 and the necessary gates. d) Implement function R5 (red light) using NAND gates. e) Implement function R6 using NOR gates.

4) A Court of Justice is composed of four members, the President (P), the Secretary (S), the Vocal (V) and Vocal (V). To make decisions the court has agreed in the following criteria: If the president absolves the accused, there are two options. First, if any other court member absolves, the accused is eventually acquitted. Second, if the rest of members vote guilty, the accused will be guilty. If the president's vote is 'guilty', the following occurs: If both vocal members plead him innocent, the verdict will be the one of the Secretary. If the votes of both vocal members are different, the verdict will be the one of the Secretary provided the Secretary and President agree, otherwise the accused will be not guilty. In the case both vocal members plead him guilty, the defendant will be guilty. The lawyer appeals (R) to a higher Court of Justice as long as there are at least two positive votes (acquittal) or when the President acquits the defendant. a) Identify inputs and outputs in this logical problem. Find the truth table and set the don t care conditions. Take the following encoding: 0=Innocent, =Guilty. b) Implement function V (verdict) with a MUX 4x and the necessary gates. Take V and V as control inputs. c) Implement the output function V (verdict) with a DEC 4x network (two level tree structure) d) Implement function R with NOR gates.

5) Analyze the circuit below and find the truth table. Calculate an equivalent circuit in which outputs A, B C and D are implemented as follows: - A must be implemented with a MUX 8x. Consider input d as MSB - B must be implemented with an active-low output DEC - C must be implemented with a MUX 4x, taking variables LSB as control inputs. - D must be implemented with an active-high output DEC

6) Design a combinational circuit that controls the following irrigation system. See figure. The system is composed of: two humidity sensors (A and B) inserted into the plot of land, two level sensors (C and D) located in a water tank, an hydraulic pump (W) which pumps water from a well and three sprinklers (X, Y and Z). The system works as follows - In general, sprinkler X activates when sensor A does not detect humidity (A=0); sprinkler Y starts up when sensor A or B or (A and B) do not detect humidity; sprinkler Z activates when sensor B does not detect humidity (B=0). - If the water tank is empty (C=0 y D=0), none of the sprinklers is activated with two exceptions: ) when only sensor A does not detect humidity, only X is activated, ) when only sensor B does not detect humidity, only sprinkler Z is activated. - Hydraulic pump (W) starts up if: a) The water tank is empty (C=0 y D=0) with the exception of that both sensors A and B detect humidity. b) The water tank is half full (C= y D=0) and both sensors A and B do not detect humidity. - Hydraulic pump (W) never is activated if the water tank is full (C= y D=). Consider that in the rest of cases W=0. a) Identify inputs, outputs and don t care conditions of the problem. Find the truth table. b) Implement X with a active-low output DEC 3x8. Find firstly the expression of W. c) Implement Y with a MUX 8x. d) Implement Z with two MUX 4x e) Implement W by means of a decoder and multiplexer network (two level tree structure)