74HC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Inverter

Similar documents
74AHC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. Marking. Inverter

74AHC1G02-Q100; 74AHCT1G02-Q100

74AHCU04-Q General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

74AHC1G4212GW. 12-stage divider and oscillator

74AHC1G79-Q100; 74AHCT1G79-Q100

74AHC1G32; 74AHCT1G32

74AHC1G79-Q100; 74AHCT1G79-Q100

74AHC1G08; 74AHCT1G08

74AHC1G04; 74AHCT1G04

74AHC1G79; 74AHCT1G79

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

Hex non-inverting HIGH-to-LOW level shifter

HEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

Hex inverting HIGH-to-LOW level shifter

The 74LVC1G02 provides the single 2-input NOR function.

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

The 74LVC1G34 provides a low-power, low-voltage single buffer.

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

1-of-2 decoder/demultiplexer

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

74AHC1G00; 74AHCT1G00

Bus buffer/line driver; 3-state

Hex buffer with open-drain outputs

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

74AHC374-Q100; 74AHCT374-Q100

74AHC2G08; 74AHCT2G08

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

10-stage divider and oscillator

Dual non-inverting Schmitt trigger with 5 V tolerant input

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

Hex inverting buffer; 3-state

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

Low-power configurable multiple function gate

4-bit bidirectional universal shift register

16-bit buffer/line driver; 3-state

Octal buffer/line driver; inverting; 3-state

The CBT3306 is characterized for operation from 40 C to +85 C.

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

Hex non-inverting precision Schmitt-trigger

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

Quad 2-input EXCLUSIVE-NOR gate

Single Schmitt trigger buffer

Quad 2-input EXCLUSIVE-NOR gate

Quad 2-input EXCLUSIVE-NOR gate

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

74LVC1G86. 1 General description. 2 Features and benefits. 2-input EXCLUSIVE-OR gate

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

Quad 2-input NAND Schmitt trigger

Dual 4-bit static shift register

4-bit bidirectional universal shift register

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

10-bit level shifting bus switch with output enable. The CBTD3861 is characterized for operation from 40 C to +85 C.

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

The 74LVC00A provides four 2-input NAND gates.

HEF4014B-Q General description. 2. Features and benefits. 3. Applications. 8-bit static shift register

74LVC1G08. 1 General description. 2 Features and benefits. Single 2-input AND gate

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

Low-power configurable multiple function gate

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

12-stage shift-and-store register LED driver

Dual inverting buffer/line driver; 3-state

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

1-of-4 decoder/demultiplexer

Quad 2-input NAND Schmitt trigger

CBT3245A. 1. General description. 2. Features and benefits. 3. Ordering information. Octal bus switch

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

Quad R/S latch with 3-state outputs

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

Quad single-pole single-throw analog switch

16-channel analog multiplexer/demultiplexer

74HCT General description. 2. Features and benefits. 3. Ordering information. Dual non-retriggerable monostable multivibrator with reset

12-stage binary ripple counter

16-bit bus transceiver; 3-state

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

74CBTLV General description. 2. Features and benefits. 24-bit bus switch

Octal buffer/driver with parity; non-inverting; 3-state

74HC4040; 74HCT stage binary ripple counter

HEF4541B-Q General description. 2. Features and benefits. Programmable timer

Dual 4-bit static shift register

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

Octal buffers with 3-state outputs

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC240; 74HCT240. Octal buffer/line driver; 3-state; inverting

74HC245; 74HCT245. Octal bus transceiver; 3-state

Transcription:

Rev. 1 21 ugust 212 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. This product has been qualified to the utomotive Electronics Council (EC) standard Q1 (Grade 1) and is suitable for use in automotive applications. 2. Features and benefits 3. Ordering information utomotive product qualification in accordance with EC-Q1 (Grade 1) Specified from 4 C to +85 C and from 4 C to +125 C Symmetrical output impedance Wide operating voltage range from 2. V to 6. V Low power dissipation Balanced propagation delays ESD protection: MIL-STD-883, method 315 exceeds 2 V HBM JESD22-114F exceeds 2 V MM JESD22-115- exceeds 2 V (C = 2 pf, R = ) SOT353-1 and SOT753 package options Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC1GU4GW-Q1 4 C to +125 C TSSOP5 plastic thin shrink small outline package; SOT353-1 5 leads; body width 1.25 mm 74HC1GU4GV-Q1 4 C to +125 C SC-74 plastic surface-mounted package; 5 leads SOT753 4. Marking Table 2. Marking codes Type number Marking code [1] 74HC1GU4GW-Q1 HD 74HC1GU4GV-Q1 HU4 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram Y 2 4 2 1 4 Y mna43 mna44 mna45 Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram 6. Pinning information 6.1 Pinning Fig 4. Pin configuration 6.2 Pin description Table 3. Pin description Symbol Pin Description n.c. 1 not connected 2 data input GND 3 ground ( V) Y 4 data output V CC 5 supply voltage 7. Functional description Table 4. Function table H = HIGH voltage level; L = LOW voltage level Input L H Output Y H L Product data sheet Rev. 1 21 ugust 212 2 of 13

8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 6134). Voltages are referenced to GND (ground = V). Symbol Parameter Conditions Min Max Unit V CC supply voltage.5 +7. V I IK input clamping current V I <.5 V or V I > V CC +.5 V [1] - 2 m I OK output clamping current V O <.5 V or V O >V CC +.5 V [1] - 2 m I O output current.5 V < V O < V CC +.5 V [1] - 12.5 m I CC supply current - 25 m I GND ground current 25 - m T stg storage temperature 65 +15 C P tot total power dissipation T amb = 4 C to +125 C [2] - 2 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] bove 55 C, the value of P tot derates linearity with 2.5 mw/k. 9. Recommended operating conditions Table 6. Recommended operating conditions Voltages are referenced to GND (ground = V). Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 2. 5. 6. V V I input voltage - V CC V V O output voltage - V CC V T amb ambient temperature 4 +25 +125 C t/v input transition rise and fall V CC = 2. V - - 625 ns/v rate V CC = 4.5 V - - 139 ns/v V CC = 6. V - - 83 ns/v 1. Static characteristics Table 7. Static characteristics Voltages are referenced to GND (ground = V). ll typical values are measured at T amb =25C. Symbol Parameter Conditions 4 C to +85 C 4 C to +125 C Unit Min Typ Max Min Max V IH HIGH-level input V CC = 2. V 1.7 1.4-1.7 - V voltage V CC = 4.5 V 3.6 2.6-3.6 - V V CC = 6. V 4.8 3.4-4.8 - V V IL LOW-level input V CC = 2. V -.6.3 -.3 V voltage V CC = 4.5 V - 1.9.9 -.9 V V CC = 6. V - 2.6 1.2-1.2 V Product data sheet Rev. 1 21 ugust 212 3 of 13

Table 7. Static characteristics continued Voltages are referenced to GND (ground = V). ll typical values are measured at T amb =25C. Symbol Parameter Conditions 4 C to +85 C 4 C to +125 C Unit Min Typ Max Min Max V OH HIGH-level output V I = V IH or V IL voltage I O = 2 ; V CC = 2. V 1.8 2. - 1.8 - V I O = 2 ; V CC = 4.5 V 4. 4.5-4. - V I O = 2 ; V CC = 6. V 5.5 6. - 5.5 - V I O = 2. m; V CC = 4.5 V 4.13 4.32-3.7 - V I O = 2.6 m; V CC = 6. V 5.63 5.81-5.2 - V V OL LOW-level output V I = V IH or V IL voltage I O = 2 ; V CC = 2. V -.2 -.2 V I O = 2 ; V CC = 4.5 V -.5 -.5 V I O = 2 ; V CC = 6. V -.5 -.5 V I O = 2. m; V CC = 4.5 V -.15.33 -.4 V I O = 2.6 m; V CC = 6. V -.16.33 -.4 V I I input leakage current V I =V CC or GND; V CC = 6. V - - 1. - 1. I CC supply current V I =V CC or GND; I O =; - - 1-2 V CC =6.V C I input capacitance - 5 - - - pf 11. Dynamic characteristics Table 8. Dynamic characteristics GND = V; t r = t f = 6. ns; For test circuit see Figure 6. ll typical values are measured at T amb = 25 C. Symbol Parameter Conditions 4 C to +85 C 4 C to +125 C Unit Min Typ Max Min Max t pd propagation delay to Y; see Figure 5 [1] C PD power dissipation capacitance [1] t pd is the same as t PLH and t PHL. [2] C PD is used to determine the dynamic power dissipation P D (W). P D =C PD V CC 2 f i + (C L V CC 2 f o )where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in Volts. V CC = 2. V; C L = 5 pf - 1 9-15 ns V CC = 4.5 V; C L = 5 pf - 7 18-21 ns V CC = 6. V; C L = 5 pf - 6 15-18 ns V CC = 5. V; C L =15pF - 5 - - - ns V I =GNDtoV CC [2] - 14 - - - pf Product data sheet Rev. 1 21 ugust 212 4 of 13

12. Waveforms input V M (1) V CC Y output t PHL V M (1) t PLH PULSE GENERTOR VI RT DUT VO CL 5 pf mna46 mna34 V M (1) =.5 V CC ; V I = GND to V CC. Test data is given in Table 8. DUT = Device Under Test C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to output impedance Z o of the pulse generator. Fig 5. Input to output propagation delays Fig 6. Test circuit for measuring switching times 13. Typical transfer characteristics 1 mna47 2 1 mna48 5 I CC (m) V O (V) I CC (m) V O (V).5 1 5 2.5 1 V 2 I (V) 2.5 V 5 I (V) Fig 7. V CC =2.V; I O = Fig 8. V CC = 4.5 V; I O = Product data sheet Rev. 1 21 ugust 212 5 of 13

2 mna49 6 I CC (m) V O (V) Rbias = 56 kω V CC 1 3.47 μf input output 1 μf V I (f = 1 khz) IO GND mna5 3 V 6 I (V) Fig 9. V CC =6.V; I O = Fig 1. Test set-up for measuring forward transfer conductance g fs = I O /V I at V O is constant 14. pplication information Some applications are: Linear amplifier (see Figure 11) In crystal oscillator design (see Figure 12) Remark: ll values given are typical unless otherwise specified R2 R1 1 μf R1 V CC U4 ZL U4 out R2 C1 C2 mna52 mna53 Maximum V o(p-p) =V CC 1.5 V centered at.5 V CC. G v G ol = --------------------------------------- R1 1 + ------ 1+ G R2 ol G ol = open loop gain G v = voltage gain R1 3k, R2 1M Z L >1k; G ol =2(typical) Typical unity gain bandwidth product is 5 MHz. C1 = 47 pf (typical) C2 = 22 pf (typical) R1 = 1 M to 1 M (typical) R2 optimum value depends on the frequency and required stability against changes in V CC or average minimum I CC. I CC is typically 2 m at V CC = 3 V and f=1mhz. Fig 11. Used as a linear amplifier Fig 12. Crystal oscillator configuration Product data sheet Rev. 1 21 ugust 212 6 of 13

Table 9. External components for resonator (f < 1 MHz) ll values given are typical and must be used as an initial set-up Frequency R1 R2 C1 C2 1 khz to 15.9 khz 2.2 M 22 k 56 pf 2 pf 16 khz to 24.9 khz 2.2 M 22 k 56 pf 1 pf 25 khz to 54.9 khz 2.2 M 1 k 56 pf 1 pf 55 khz to 129.9 khz 2.2 M 1 k 47 pf 5 pf 13 khz to 199.9 khz 2.2 M 47 k 47 pf 5 pf 2 khz to 349.9 khz 2.2 M 47 k 47 pf 5 pf 35 khz to 6 khz 2.2 M 47 k 47 pf 5 pf Table 1. Optimum value for R2 Frequency R2 Optimum for 3 khz 2. k minimum required I CC 8. k minimum influence due to change in V CC 6 khz 1. k minimum required I CC 4.7 k minimum influence by V CC 1 khz.5 k minimum required I CC 2. k minimum influence by V CC 14 khz.5 k minimum required I CC 1. k minimum influence by V CC >14 khz - replace R2 by C3 with a typical value of 35 pf 8 input capacitance (pf) 6 (1) mna54 4 (2) (3) 2 2 4 6 V 8 I (V) (1) V CC = 2. V. (2) V CC = 4.5 V. (3) V CC = 6. V. Fig 13. Typical input capacitance as a function of the input voltage Product data sheet Rev. 1 21 ugust 212 7 of 13

15. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm SOT353-1 D E X c y H E v M Z 5 4 2 1 ( 3 ) θ 1 3 e b p e 1 w M detail X L p L 1.5 3 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1.1 2 3 b p c D (1) E (1) e e 1 H E L L p v w y Z (1) θ 1..8.15.3.15.25.8 2.25 1.85 1.35 1.15.65 1.3 2.25 2..425.46.21.3.1.1.6.15 7 Note 1. Plastic or metal protrusions of.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT353-1 MO-23 SC-88 EUROPEN PROJECTION ISSUE DTE -9-1 3-2-19 Fig 14. Package outline SOT353-1 (TSSOP5) Product data sheet Rev. 1 21 ugust 212 8 of 13

Plastic surface-mounted package; 5 leads SOT753 D B E X y H E v M 5 4 Q 1 c 1 2 3 L p detail X e b p w M B 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 bp c D E e H E Lp Q v w y mm 1.1.9.1.13.4.25.26.1 3.1 2.7 1.7 1.3.95 3. 2.5.6.2.33.23.2.2.1 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT753 SC-74 2-4-16 6-3-16 Fig 15. Package outline SOT753 (SC-74) Product data sheet Rev. 1 21 ugust 212 9 of 13

16. bbreviations Table 11. cronym CDM DUT ESD HBM MM MIL bbreviations Description Charged Device Model Device Under Test ElectroStatic Discharge Human Body Model Machine Model Military 17. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes v.1 212821 Product data sheet - - Product data sheet Rev. 1 21 ugust 212 1 of 13

18. Legal information 18.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 18.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 18.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use in automotive applications This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 6134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. Product data sheet Rev. 1 21 ugust 212 11 of 13

No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Translations non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 18.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 19. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 1 21 ugust 212 12 of 13

2. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 1 4 Marking................................ 1 5 Functional diagram...................... 2 6 Pinning information...................... 2 6.1 Pinning............................... 2 6.2 Pin description......................... 2 7 Functional description................... 2 8 Limiting values.......................... 3 9 Recommended operating conditions........ 3 1 Static characteristics..................... 3 11 Dynamic characteristics.................. 4 12 Waveforms............................. 5 13 Typical transfer characteristics............ 5 14 pplication information................... 6 15 Package outline......................... 8 16 bbreviations.......................... 1 17 Revision history........................ 1 18 Legal information....................... 11 18.1 Data sheet status...................... 11 18.2 Definitions............................ 11 18.3 Disclaimers........................... 11 18.4 Trademarks........................... 12 19 Contact information..................... 12 2 Contents.............................. 13 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 21 ugust 212