TC74HC4538AP, TC74HC4538AF, TC74HC4538AFT

Similar documents
TC7W74FU, TC7W74FK TC7W74FU/FK. D-Type Flip Flop with Preset and Clear. Features. Marking

TC74HC4020AP, TC74HC4020AF TC74HC4040AP, TC74HC4040AF

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74HC153AP, TC74HC153AF TC74HC253AP, TC74HC253AF

TC74HC07AP, TC74HC07AF

TC74HC139AP, TC74HC139AF

TC74HC4094AP, TC74HC4094AF

TC74HC423AP,TC74HC423AF

TC74HC123AP,TC74HC123AF,TC74HC123AFN

74HC138D 74HC138D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

74HC259D 74HC259D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

74HC153D 74HC153D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC74HC595AP, TC74HC595AF

TC7WH123FU, TC7WH123FK

TC4013BP, TC4013BF TC4013BP/BF. TC4013B Dual D-Type Flip Flop. Pin Assignment. Block Diagram

TC4512BP, TC4512BF TC4512BP/BF. TC4512B 8-Channel Data Selector. Pin Assignment. Truth Table

TC4015BP,TC4015BF TC4015BP/BF. TC4015B Dual 4-Stage Static Shift Register (with serial input/parallel output) Pin Assignment. Truth Table

TC4021BP, TC4021BF TC4021BP/BF. TC4021B 8-Stage Static Shift Register (asynchronous parallel input or synchronous serial input/serial output)

TC7WZ74FU, TC7WZ74FK

TC7S04FU. Inverter. Features. Absolute Maximum Ratings (Ta = 25 C) TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74AC390P, TC74AC390F

TC74HC00AP,TC74HC00AF,TC74HC00AFN

TC74HC14AP,TC74HC14AF

74HC595D 74HC595D. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S66F, TC7S66FU

TC74AC04P, TC74AC04F, TC74AC04FT

TC7WPB8306L8X,TC7WPB8307L8X

TC74VHCT74AF, TC74VHCT74AFT

TC7W04FU, TC7W04FK TC7W04FU/FK. 3 Inverters. Features. Marking TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S14F, TC7S14FU

TC7W00FU, TC7W00FK TC7W00FU/FK. Dual 2-Input NAND Gate. Features. Marking. Pin Assignment (top view)

TC7WH00FU, TC7WH00FK

TC74VHC08F, TC74VHC08FT, TC74VHC08FK

TC4001BP, TC4001BF, TC4001BFT

TC4069UBP, TC4069UBF, TC4069UBFT

TC74VCX08FT, TC74VCX08FK

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4W53FU

TC74ACT574P,TC74ACT574F,TC74ACT574FT

TC74LCX08F, TC74LCX08FT, TC74LCX08FK

TC74HC175AP,TC74HC175AF,TC74HC175AFN

TC4584BP, TC4584BF TC4584BP/BF. TC4584B Hex Schmitt Trigger. Pin Assignment. Logic Diagram. Input/Output Voltage Characteristic

TC74HC374AP,TC74HC374AF,TC74HC374AFW

TC74HC273AP,TC74HC273AF,TC74HC273AFW

TC4011BP,TC4011BF,TC4011BFN,TC4011BFT

TC4093BP, TC4093BF TC4093BP/BF. TC4093B Quad 2-Input NAND Schmitt Triggers. Pin Assignment. Logic Diagram

TC7MBL3245AFT, TC7MBL3245AFK

74LCX04FT 74LCX04FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TC7SBL66CFU, TC7SBL384CFU

TC7SB3157CFU TC7SB3157CFU. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment. 5. Marking Rev.4.

TC74VHC540F, TC74VHC540FT, TC74VHC540FK TC74VHC541F, TC74VHC541FT, TC74VHC541FK

TC74VHC367F,TC74VHC367FT,TC74VHC367FK TC74VHC368F,TC74VHC368FT,TC74VHC368FK

TC74VHCT540AF, TC74VHCT540AFT, TC74VHCT540AFK TC74VHCT541AF, TC74VHCT541AFT, TC74VHCT541AFK

TC7SB66CFU, TC7SB67CFU

TC7USB40FT TC7USB40FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment Rev.2.0. Dual SPDT USB Switch

TC7SZ32FE TC7SZ32FE. 1. Functional Description. 2. Features. 3. Packaging Rev.2.0. Start of commercial production.

TCK106AF, TCK107AF, TCK108AF

TC7MBL3257CFT,TC7MBL3257CFK,TC7MBL3257CFTG

TC75W57FU, TC75W57FK

TC4538BP,TC4538BF TC4538BP/BF. TC4538BP/TC4538BF Dual Precision Retriggerable/Resettable Monostable Multivibrator. Features.

TC75S56F, TC75S56FU, TC75S56FE

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK2009

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK1829

TA75W01FU TA75W01FU. Dual Operational Amplifier. Features Pin Connection (Top View)

TC7USB3212WBG TC7USB3212WBG. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment (Top View) 4.1.

TLP550 TLP550. Digital Logic Isolation Line Receiver Feedback Control Power Supply Control Switching Power Supply Transistor Inverter

TOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK mw

M74HC423TTR DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC4213

TLP559(IGM) TLP559(IGM) Transistor Inverters Air Conditioner Inverters Line Receivers Intelligent Power Modules (IPMs) Interfaces

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type 2SJ200

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K16FU

RN4987 RN4987. Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications. Equivalent Circuit and Bias Resister Values

3A, 8 mω Ultra Low On resistance Load Switch IC with Reverse Current Blocking and Thermal Shutdown function

SSM3J118TU SSM3J118TU. High-Speed Switching Applications. Absolute Maximum Ratings (Ta = 25 C) Electrical Characteristics (Ta = 25 C)

TC74HC540AP,TC74HC540AF,TC74HC540AFW TC74HC541AP,TC74HC541AF,TC74HC541AFW

TCK104G, TCK105G. Load Switch IC with Current Limit function TCK104G,TCK105G. Feature

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K17FU

TOSHIBA INSULATED GATE BIPOLAR TRANSISTOR SILICON N CHANNEL IGBT GT30J322

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC2240

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LVX4245FS

HN1B01F HN1B01F. Audio-Frequency General-Purpose Amplifier Applications Q1: Q2: Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

SSM6K202FE SSM6K202FE. High-Speed Switching Applications Power Management Switch Applications. Absolute Maximum Ratings (Ta = 25 C)

TC74HC240AP,TC74HC240AF,TC74HC240AFW TC74HC241AP,TC74HC241AF TC74HC244AP,TC74HC244AF,TC74HC244AFW

TOSHIBA Field-Effect Transistor Silicon N Channel MOS Type SSM3K7002F

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K37FS. JEDEC Storage temperature range T stg 55 to 150 C

TCK401G, TCK402G TCK401G, TCK402G. External FET Driver IC. Top marking (Top view) TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic.

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK302

TOSHIBA Field Effect Transistor Silicon N-Channel Dual Gate MOS Type 3SK292

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K15FV

TC7SPB9306TU, TC7SPB9307TU

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type SSM3J01T. A Pulse. 3.4 (Note 2) 1250 mw

SSM6J507NU SSM6J507NU. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev Toshiba Corporation

HN1B04FU HN1B04FU. Audio Frequency General Purpose Amplifier Applications. Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

TOSHIBA Photocoupler GaAlAs Ired & Photo IC TLP559(IGM)

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (L 2 -π-mos V) 2SK2963

RN2101MFV, RN2102MFV, RN2103MFV RN2104MFV, RN2105MFV, RN2106MFV

TLP3543 TLP Applications. 2. General. 3. Features. 4. Packaging and Pin Assignment Rev.3.0. Start of commercial production

TOSHIBA Field Effect Transistor Silicon N-Channel Dual Gate MOS Type 3SK294

TLP206A TLP206A. Measurement Instrument Data Acquisition Programmable Control. Pin Configuration (top view) Internal Circuit

SSM3K339R SSM3K339R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.1.0. Silicon N-Channel MOS

Transcription:

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC4538AP/AF/AFT TC74HC4538AP, TC74HC4538AF, TC74HC4538AFT Dual Retriggerable Monostable Multivibrator The TC74HC4538A is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C 2 MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. There are two trigger inputs, A input (positive edge input), and B input (negative edge input). These inputs are valid for a slow rise/fall time signal (tr = tf = 1 s) as they are schmitt trigger inputs. After triggering, the output stays in a MONOSTABLE state for the time period determined by the external resistor and capacitor (RX, CX). A low level at CD input breaks this STABLE STATE. In the MONOSTABLE state, if a new trigger is applied, it makes the MONOSTABLE period longer (retrigger mode). Limitatio for CX and RX are as follows: External capacitor CX... No limitation External resistor RX... VCC = V more than 5 kω VCC 3.0 V more than 1 kω All inputs are equipped with protection circuits agait static discharge or traient excess voltage. Features (Note) High speed: tpd = 25 (typ.) at VCC = 5 V Low power dissipation Stand by state: ICC = 4 μa (max) at Ta = 25 C Active state: ICC = 300 μa (max) at Ta = 25 C High noise immunity: VNIH = VNIL = 28% VCC (min) Output drive capability: 10 LSTTL loads Symmetrical output impedance: IOH = IOL = 4 ma (min) Balanced propagation delays: tplh tphl Wide operating voltage range: VCC (opr) = 2 V to 6 V Pin and function compatible with 4538B Note: In the case of using only one circuit, CD should be tied to GND, T1 T2 should be tied to OPEN, the other inputs should be tied to VCC or GND. TC74HC4538AP TC74HC4538AF TC74HC4538AFT Weight DIP16-P-300-2.54A SOP16-P-300.1.27A TSSOP16-P-0044-0.65A : 1.00 g (typ.) : 0.18 g (typ.) : 0.06 g (typ.) Start of commercial production 1987-11 1

Pin Assignment IEC Logic Symbol 1T1 1T2 1CD 1 2 3 16 15 14 V CC 2T1 2T2 1A 1B 1 CD 1T1 1T2 (4) (5) (3) (1) (2) & R C X R X/C X (6) (7) 1 1 1A 1B 1 1 4 5 6 7 13 12 11 10 2CD 2A 2B 2 2A 2B 2CD 2T1 2T2 (12) (11) (13) (15) (14) & R C X R X/C X (10) (9) 2 2 GND 8 9 2 (top view) Truth Table Inputs Outputs Note A B CD H H Output Enable X L H L H Inhibit H X H L H Inhibit L H Output Enable X X L L H Reset X: Don t care 2

Block Diagram (Note) DX DX C X 1 2 R X V CC C X 15 14 R X V CC A B 4 5 T1 T2 6 7 A B 12 11 T1 T2 10 9 3 13 CD CD Note: Note: CX, RX, DX are external capacitor, resistor, and diode, respectively. External clamping diode, DX The external capacitor is charged to VCC level in the wait state, i.e. when no trigger is applied. Supply voltage is turned off and CX is discharged mainly through the internal (parasitic) diode. If CX is sufficiently large and VCC drops rapidly, there will be some possibility of damaging the IC by rush current or latch-up. If the capacitance of the supply voltage filter is large enough and VCC drops slowly, the rush current is automatically limited and damage to the IC is avoided. The maximum value of forward current through the parasitic diode is ±20 ma. In the case of a large CX, the limitation of fall time of the supply voltage is determined as follows: tf (VCC - 0.7) CX/20 ma (tf is the time from the voltage supply turning off to the level of supply voltage reaching 0.4 VCC.) In the care of a system that does not satisfy the above condition, an external clamping diode is needed to protect the IC from rush current. 3

System Diagram V CC V refl V refh P C 1 C 2 T2 N T1 V CC D R A B CK F/F CD Timing Chart t rr V IH A B T2 CD V IL V IH V IL V CC V refh V refl GND V IH V IL V OH V OL V OH t wout t wout t wout + t rr V OL 4

Functional Description (1) Stand-by state The external capacitor is fully charge to VCC in the stand-by state. That mea, before triggering, P and N traistors which are connected to the T2 node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies stop their operation. The total supply current is only leakage current. (2) Trigger operation Trigger operation is effective in either of the following two cases. One is the condition where the A input is low, and the B input has a falling signal. The other, where the B input is high, and the A input has a rising signal. After trigger becomes effective, comparators C1 and C2 start operating, and N is turned on. The external capacitor discharges through N. The voltage level at the T2 node drops. If the T2 voltage level falls to the internal reference voltage VrefL, the output of C1 becomes low. The flip-flop is then reset and N tur off. At that moment C1 stops but C2 continues operating. After N tur off, the voltage at T2 start rising at a rate determined by the time cotant of external capacitor CX and resistor RX. After the triggering, output becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of T2 changes from falling to rising. When T2 reaches the internal reference voltage VrefH, the output of C2 becomes low, the output goes low and C2 stops its operation. That mea, after triggering, when the voltage level of T2 reaches VrefH, the IC retur to its MONOSTABLE state. In the case of large value of CX and RX, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, (twout), is as follows: twout = 0.70 CX RX (3) Retrigger operation When another new trigger is applied to input A or B while in the MONOSTABLE state, it is effective only if the IC is charging CX. The voltage level of T2 then falls to VrefL level again. Therefore the output stays high if the next trigger comes in before the time period set by CX and RX. If the 2 nd trigger is very close to previous trigger, such as application during the discharge cycle, the 2 nd trigger will not be effective. The minimum time for effective 2 nd trigger, trr (min), depends on VCC and CX. (4) Reset operation In normal operation, CD input is held high. If CD is low, a trigger has no effect because the output is held low and the trigger control F/F is reset. Also P tur on and CX is charged rapidly to VCC. This mea if CD input is set low, the IC goes into a wait state. 5

Absolute Maximum Ratings (Note) Characteristics Symbol Rating Unit Supply voltage range V CC -0.5 to 7 V DC input voltage V IN -0.5 to V CC + 0.5 V DC output voltage V OUT -0.5 to V CC + 0.5 V Input diode current I IK ±20 ma Output diode current I OK ±20 ma DC output current I OUT ±25 ma DC V CC/ground current I CC ±50 ma Power dissipation P D 500 (DIP) (Note 1)/180 (SOP/TSSOP) mw Storage temperature T stg -65 to 150 C Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction. Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditio (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ( Handling Precautio / Derating Concept and Methods ) and individual reliability data (i.e. reliability test report and estimated failure rate, etc). Note 1: 500 mw in the range of Ta = -40 C to 65 C. From Ta = 65 C to 85 C a derating factor of -10 mw/ C should be applied up to 300 mw. Operating Ranges (Note) Characteristics Symbol Rating Unit Supply voltage V CC 2 to 6 V Input voltage V IN 0 to V CC V Output voltage V OUT 0 to V CC V Operating temperature T opr -40 to 85 C 0 to 1000 (V CC = V) Input rise and fall time ( CD only) t r, t f 0 to 500 (V CC = V) 0 to 400 (V CC = 6.5 V) External capacitor C X No limitation (Note 1) F External resistor R X 5 k (V CC = V) (Note 1) 1 k (V CC 3.0 V) (Note 1) Ω Note: The operating ranges must be maintained to eure the normal operation of the device. Unused inputs must be tied to either VCC or GND. Note 1: The maximum allowable values of CX and RX are a function of leakage of capacitor CX, the leakage of TC74HC4538A, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for RX > 1 MΩ. 6

Electrical Characteristics DC Characteristics Characteristics Symbol Test Condition Ta = 25 C Ta = 40 to 85 C V CC (V) Min Typ. Max Min Max Unit High-level input voltage V IH 1.50 3.15 4.20 1.50 3.15 4.20 V Low-level input voltage V IL 0.50 1.35 1.80 0.50 1.35 1.80 V 1.9 1.9 High-level output voltage (, ) V OH V IN = V IH or V IL I OH = -20 μa I OH = -4 ma 4.4 5.9 4.18 4.31 4.4 5.9 4.13 V I OH = -5.2 ma 5.68 5.80 5.63 0.0 0.1 0.1 Low-level output voltage (, ) V OL V IN = V IH or V IL I OL = 20 μa I OL = 4 ma 0.0 0.0 0.17 0.1 0.1 0.26 0.1 0.1 V 0.33 I OL = 5.2 ma 0.18 0.26 0.33 Input leakage current T2 terminal input leakage current uiescent supply current I IN V IN = V CC or GND ±0.1 ±1.0 μa I IN V IN = V CC or GND ±0.5 ±5.0 μa I CC V IN = V CC or GND 4.0 40.0 μa Active-state supply current (Note 1) I CC V IN = V CC or GND R X/C X = 0.5 V CC 40 200 300 120 300 600 160 400 800 μa Note 1: Per circuit 7

Timing Requirements (input: tr = tf = 6 ) Characteristics Symbol Test Condition Ta = 25 C V CC (V) Typ. Max Max Ta = -40 to 85 C Unit Minimum pulse width (A, B ) t w (L) t w (H) 75 15 13 95 19 16 Minimum clear width ( CD ) t w (L) 75 15 13 95 19 16 15 15 Minimum clear removal time t rem 5 5 5 5 Minimum retrigger time t rr R X = 1 kω C X = 100 pf R X = 1 kω C X = 0.01 μf 380 92 72 1.4 1.2 μs AC Characteristics (CL = 15 pf, VCC = 5 V, Ta = 25 C, input: tr = tf = 6 ) Characteristics Symbol Test Condition Min Typ. Max Unit Output traition time Propagation delay time (A, B -, ) Propagation delay time ( CD -, ) t TLH t THL t plh t phl t plh t phl 6 12 25 44 21 34 8

AC Characteristics (CL = 50 pf, input: tr = tf = 6 ) Characteristics Output traition time Propagation delay time (A, B -, ) Propagation delay time ( CD -, ) Output pulse width Output pulse width error between circuits (in same package) Symbol t TLH t THL t plh t phl t plh t phl t wout Ta = Test Condition Ta = 25 C -40 to 85 C Unit V CC (V) Min Typ. Max Min Max C X = 0 F R X = 5 kω (V CC = 2 V) R X = 1 kω (V CC = V, 6 V) C X = 0.01 μf R X = 10 kω C X = 0.1 μf R X = 10 kω 70 69 69 0.67 0.67 0.67 30 8 7 120 30 25 100 25 20 540 180 150 83 77 77 0.75 0.73 0.73 75 15 13 250 50 43 195 39 33 1200 250 200 96 85 85 0.83 0.77 0.77 70 69 69 0.67 0.67 0.67 95 19 16 315 63 54 245 49 42 1500 320 260 96 85 85 0.83 0.77 0.77 Δt wout ±1 % Input capacitance C IN 5 10 10 pf Power dissipation capacitance C PD (Note 1) 70 pf Note 1: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current coumption without load. Average operating current can be obtained by the equation: ICC (opr) = CPD VCC fin + ICC Duty/100 + ICC/2 (per circuit) (ICC : active supply current) (Duty: %) μs ms 9

Output Pulse Width Cotant K Supply Voltage (typ.) (external resistor (R X) = 10 kω: t wout = K C X R X) Output pulse width cotant K 0.9 0.8 0.7 CX = 0.01 μf CX = 0.1 μf CX = 1 μf 2 3 4 5 6 Supply voltage VCC (V) t wout C X Characteristics (typ.) t rr V CC Characteristics (typ.) Output pulse width twout (μs) 10 3 10 2 10 1 VCC = V CL = 50 pf RX = 1 MΩ RX = 100 kω RX = 10 kω Minimum retrigger time trr (μs) 10 1 0.1 RX = 1 kω 0 Ta = 25 C CX = 0.01 μf CX = 1000 pf CX = 100 pf 1 2 3 4 5 6 Supply voltage VCC (V) 10 1 10 2 10 3 10 4 External capacitor CX (pf) 10

Package Dimeio Weight: 1.00 g (typ.) 11

Package Dimeio Weight: 0.18 g (typ.) 12

Package Dimeio Weight: 0.06 g (typ.) 13

RESTRICTIONS ON PRODUCT USE Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice. This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission. Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are respoible for complying with safety standards and for providing adequate desig and safeguards for their hardware, software and systems which minimize risk and avoid situatio in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create desig including the Product, or incorporate the Product into their own applicatio, customers must also refer to and comply with (a) the latest versio of all relevant TOSHIBA information, including without limitation, this document, the specificatio, the data sheets and application notes for Product and the precautio and conditio set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the itructio for the application with which the Product will be used with or for. Customers are solely respoible for all aspects of their own product design or applicatio, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applicatio; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such desig and applicatio. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS. PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EUIPMENTS OR SYSTEMS THAT REUIRE EXTRAORDINARILY HIGH LEVELS OF UALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applicatio as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trai, ships and other traportation, traffic signaling equipment, equipment used to control combustio or explosio, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative. Do not disassemble, analyze, reverse-engineer, alter, modify, tralate or copy Product, whether in whole or in part. Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulatio. The information contained herein is presented only as guidance for Product use. No respoibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No licee to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise. ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT. Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapo or missile technology products (mass destruction weapo). Product and related software and technology may be controlled under the applicable export laws and regulatio including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulatio. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulatio. Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulatio that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS. 14