Tutorial: Quartz Crystal Oscillators & Phase- Locked Loops

Similar documents
Radiofrequency Measurements. Frequency Synthesizers

Technical Introduction Crystal Oscillators. Oscillator. Figure 1 Block diagram crystal oscillator

f o Fig ECE 6440 Frequency Synthesizers P.E. Allen Frequency Magnitude Spectral impurity Frequency Fig010-03

Raltron Electronics IEEE-1588 Products Overview

Oscillator Impact on PDV and Design of Packet Equipment Clocks. ITSF 2010 Peter Meyer

A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator

High Performance Digital Fractional-N Frequency Synthesizers

Adaptive Correction Method for an OCXO and Investigation of Analytical Cumulative Time Error Upperbound

6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers

HF Receivers, Part 3

Choosing Loop Bandwidth for PLLs

INF4420 Phase locked loops

WSTS-2015 Tutorial Session

Integrated Circuit Design for High-Speed Frequency Synthesis

Measuring Time Error. Tommy Cook, CEO.

Section 8. Replacing or Integrating PLL s with DDS solutions

Michael S. McCorquodale, Ph.D. Founder and CTO, Mobius Microsystems, Inc.

Enhancing FPGA-based Systems with Programmable Oscillators

THE UNIVERSITY OF NAIROBI

Note. Figure1. The Temperature Stability ranges of various oscillator types

A Compact, Low-Power Low- Jitter Digital PLL. Amr Fahim Qualcomm, Inc.

RF Signal Generators. SG380 Series DC to 2 GHz, 4 GHz and 6 GHz analog signal generators. SG380 Series RF Signal Generators

Section 1. Fundamentals of DDS Technology

APP NOTE. Acceleration Sensitivity Characteristics of Quartz Crystal Oscillators

Glossary of VCO terms

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop

A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection

Synchronization System Performance Benefits of Precision MEMS TCXOs under Environmental Stress Conditions

Silicon Laboratories Enters the Frequency Control Market

RFPT Specifications. The CHARON is a SPI controlled high accuracy TCXO with embedded timer and alarm function. Product description

ALL-DIGITAL FREQUENCY SYNTHESIZER IN DEEP-SUBMICRON CMOS

VCO Based Injection-Locked Clock Multiplier with a Continuous Frequency Tracking Loop

High-speed Serial Interface

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Vector Signal Generators

Advances in Silicon Technology Enables Replacement of Quartz-Based Oscillators

LNS ultra low phase noise Synthesizer 8 MHz to 18 GHz

RF Signal Generators. SG380 Series DC to 2 GHz, 4 GHz and 6 GHz analog signal generators. SG380 Series RF Signal Generators

<180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built in Digital Self Test 40 Lead 6x6 mm SMT Package: 36 mm 2

Vector Signal Generators

The Effects of Crystal Oscillator Phase Noise on Radar Systems

Abstract. Introduction

Frequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.

<180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built in Digital Self Test 40 Lead 6x6 mm SMT Package: 36 mm 2

Introduction to CMOS RF Integrated Circuits Design

Literature Number: SNAP001

Overview HM International Frequency Technology

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

AD9545. Quad Input, 10-Output, Dual DPLL/IEEE 1588, 1 pps Synchronizer and Jitter Cleaner. Data Sheet FEATURES APPLICATIONS GENERAL DESCRIPTION

A Sub-0.75 RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique

This article examines

Welcome to the Epson SAW oscillator product training module. Epson has been providing their unique SAW oscillators that exhibit outstanding

OCXO AND CLOCK DISTRIBUTION SYSTEM. As used with VE2ZAZ Controller

SiNANO-NEREID Workshop:

GHz-band, high-accuracy SAW resonators and SAW oscillators

High Performance Digital Fractional-N Frequency Synthesizers. IEEE Distinguished Lecture Lehigh Valley SSCS Chapter

A CubeSat Radio Beacon Experiment

Introduction. Time Alignment Background in Wireless Infrastructure. AN-1031 Application Note

When paired with a compliant TCXO or OCXO, the Si5328 fully meets the requirements set forth in G.8262/Y ( SyncE ), as shown in Table 1.

Contents. ZT530PCI & PXI Specifications. Arbitrary Waveform Generator. 16-bit, 400 MS/s, 2 Ch

LINEAR IC APPLICATIONS

Advancements in Quartz Based Oscillator Technologies Advanced Timing for High Speed Connectivity

Digitally Controlled Crystal Oven. S. Jayasimha and T. Praveen Kumar Signion

OCXO 8600 BVA Oven Controlled Crystal Oscillator

PLL Building Blocks. Presented by: Dean Banerjee, Wireless Applications Engineer

ABRIDGED DATA SHEET. DS Input, 14-Output, Single DPLL Timing IC with Sub-ps Output Jitter

PI6CX201A. 25MHz Jitter Attenuator. Features

Model 865 RF / Ultra Low Noise Microwave Signal Generator

레이저의주파수안정화방법및그응용 박상언 ( 한국표준과학연구원, 길이시간센터 )

Crystals Oscillators Filters Precision Timing Magnetics Engineered Solutions

MODELING THE PHASE STEP RESPONSE OF BANG-BANG DIGITAL PLLS

Design of Low Noise 16-bit CMOS Digitally Controlled Oscillator

AC LAB ECE-D ecestudy.wordpress.com

Short Course On Phase-Locked Loops IEEE Circuit and System Society, San Diego, CA. Digital Frequency Synthesizers

Low voltage LNA, mixer and VCO 1GHz

24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6 mm SMT Package: 36 mm 2. Phased Array Applications

MEMS Based Resonators and Oscillators are Now Replacing Quartz

Frequency Synthesizers

HELLAS INDUSTRIES. for custom designs since 1980 in. Custom RF Filter & Frequency Control Solutions. Defence Avionics Medical Telecom

Multiple Reference Clock Generator

SiTime University Turbo Seminar Series. December 2012 Reliability & Resilience

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

SOFTWARE DEFINED RADIO

Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC

Synchronization. EE442 Lecture 17. All digital receivers must be synchronized to the incoming signal s(t).

PRELIMINARY. Logic: C = CMOS S = Sine Wave

Si5383/84 Rev D Data Sheet

Low-G 222 Series OCXO

PTX-0350 RF UPCONVERTER, MHz

What is Lars Arduino based GPSDO Controller with 1ns resolution TIC?

easypll UHV Preamplifier Reference Manual

Sigma-Delta Fractional-N Frequency Synthesis

1 Introduction: frequency stability and accuracy

Phase Locked Loop Design for Fast Phase and Frequency Acquisition

OTHER FEI PRODUCTS. FE-102A - CRYSTAL OSCILLATOR MHz WITH LOW PHASE NOISE: -172 dbc

Integrated Microwave Assemblies

MB1503. LOW-POWER PLL FREQUENCY SYNTHESIZER WITH POWER SAVE FUNCTION (1.1GHz) Sept Edition 1.0a DATA SHEET. Features

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

SATELLITE TIMING MODULES. Peter Cash

Transcription:

Tutorial: Quartz Crystal Oscillators & Phase- Locked Loops Greg Armstrong (IDT) Dominik Schneuwly (Oscilloquartz) June 13th, 2016 1

Content 1. Quartz Crystal Oscillator (XO) Technology Quartz Crystal Overview Ageing and Temperature XO, TCXO, OCXO, DOCXO 2. Phase Locked Loops (PLL) PLL Overview Response To Injected Noise 3. PLL with 2 inputs 2

1. Quartz Crystal Oscillator (XO) Technology 3

Quartz Crystal Quartz = SiO 2 Pink = silicon atoms Blue = oxygen atoms Piezo-electric effect: Mechanical strain voltage Inverse Piezo-electric effect: Voltage mechanical deformation = Silicon atom = Oxigen atom 4

Vibration Modes, Resonance Frequency, High Q, Cutting Orientation Flexure Mode Extensional Mode Face Shear Mode Thickness Shear Mode Fundamental Mode Thickness Shear Third Overtone Thickness Shear 5

Fractional frequency deviation [1] Frequency Drift Due to Ageing Frequency vs. Temperature 3E-10 2E-10 1E-10 0-1E-10 Positive ageing Ageing reversal SC-cut: Θ = 34 Φ = 22 Δf/f as a function of temperature (parameter: ΔΘ = deviation from reference angle) - 2E-10-3E-10 Negative ageing 0 1 2 3 4 5 Time [day] Lower Turnover Point (LTP) Inflection Point (IP) Upper Turnover Point (UTP) 6

XO Categories rel. Temp. Control XO, Crystal Oscillator: LTP centered in the operation temperature range > 1E-7 / C TCXO, Temperature Compensated XO: Resonance frequency is modified by a varactor diode so as to compensate temperature sensitivity 5E-8 to 5E-7 over [-55 C to 85 C] Temp. Sensor Temp. Control U CONTROL 7

Heating Heating Heating XO Categories rel. Temp. Control OCXO, Oven Controlled XO: A control loop maintains the oven containing the XO at (nearly) constant temperature. 5E-9 to 5E-8 over [-30 C to 60 C] Oven DOCXO, Double Oven Controlled XO: Two temperature controlled ovens, one inside the other. 5E-11 to 5E-9 over [-30 C to 60 C] Outer Oven Inner Oven Temp. Control XO Temp. Control Temp. Control XO Temp. Sensor Temp. Sensor Temp. Sensor 8

Summary Oscillator type Temperature sensitivity (fractional frequency vs temperature) XO 1E-7 / C TCXO 5E-8 to 5E-7 [-55 C to 85 C] OCXO 5E-9 to 5E-8 [-30 C to 60 C] DOCXO 5E-11 to 5E-9 [-30 C to 60 C] 9

2. Phase-Locked Loops (PLL) 10

PLL: Working principle uin () t Phase Comparator Loop Filter P P NOM IN OUT u K x x uc() t up t g t Voltage Controlled Oscillator uout () t OUT uk C V 0 xin t IN t u ( t) A sin 2 t A sin 2 IN NOM 0, IN NOM xou T t O t uout ( t) A sin 2 t A sin 2 UT 0, OUT 11

PLL with Direct Digital Synthesis Phase Comparator Loop Filter M Counts from 0 to 2 N -1 in steps of M Sine Look-up Table DAC & LPF ν OUT ν OSC Replaces the VCO! Free-running Oscillator DAC = Digital-to-Analog Converter LPF = Low-pass Filter OUT M N 2 where M N OUT OSC output of the digital loop filter (integer) size of the counter in bits (integer) OSC frequency of output signal u OUT t free-run frequency of the oscillator 12

PLL with Digitally Controlled Oscillator Free-running Oscillator ref(t) PFD & TDC Digital Loop Filter Digitally Controlled Oscillator (DCO) out(t) Divider PFD Phase & Frequency Detector TDC Time-to-Digital Converter 13

PLL with VCO, DDS, and DCO compared Pros Cons PLL with VCO PLL with DDS Very low phase noise Configurable pull-in range Requires only free-running oscillator PLL s pull-in range depends on VCO s pulling range Requires VCO Some quantization phase noise PLL with DCO Fully programmable Configurable pull-in range Configurable low pass filter range Requires only free-running oscillator Requires APLL to clean up jitter Precision of TDC affects close-in phase noise 14

PLL Response to Injected Noise Oscillator Transfer function «Input-to-Output» Phase Noise (In) PD LPF DCO Phase Noise (Out) Phase Noise (Out) Phase Noise (In) F L Transfer function «Oscillator-to-Output» Phase Noise (Oscillator) Ref (In) PD LPF DCO Phase Noise (Out) Phase Noise (Out) Phase Noise (Osc) F H 15

PLL: Jitter & Wander filtering x IN (t) [s] x OUT (t) [s] 1 x 10-6 5 x 10-7 0 t [s] - 5 x 10-7 - 1 x 10-6 100 200 16

3. PLL with 2 Inputs 17

Imagine the following: Phase Noise (In2) PD LPF DCO Phase Noise (Osc2) Phase Noise (Out2) Phase Noise (Out2) Phase Noise (In2) Phase Noise (Out2) Phase Noise (Osc2) F 2 Phase Noise (In1) Phase Noise (Osc1) PD LPF DCO Phase Noise (Out1) Phase Noise (Out1) Phase Noise (In1) Phase Noise (Out1) Phase Noise (Osc1) F 1 18

What do the transfer functions look like? Phase Noise (In2) PD LPF DCO Phase Noise (Osc2) Phase Noise (Out2) F 1 F 2 Phase Noise (In1) PD LPF DCO Phase Noise (Out) 19

Imagine three spectral densities (phase-time): (log-log scales) IN 1 IN 2 OUT OSC S IN1 (f) S IN2 (f) S OSC (f) f [Hz] 20

combined by the 2 input PLL: (log-log scales) S OUT (f) IN 1 IN 2 OSC OUT f [Hz] 21

Physical Layer Support for Telecom Boundary Clock G.8273.2 calls for Telecom Boundary Clock (T-BC) to use the physical layer as the basis for the PTP clock frequency G.8273.2 22

SyncE + IEEE 1588 Filtering in Combination SyncE Noise (In) PD 1.1Hz LPF DCO SyncE (Out) A band-pass filter for SyncE Noise Amplitude, db TCXO 0.05 0.1 1 10 Frequency, Hz offsetfrommaster 92mHz LPF DCO PTP (Out) PTP Stack Time Stamp Unit (TSU) PTP Network Very little PDV PRTC T-GM T-BC1 T-BC2 T-BC9 End App. 23

Oscillator Phase Drift (ns) Response (ns) Response to Oscillator Drift (Noise) Loop Response to Oscillator Drift 6,000 3,000 Oscillator drift on this axis 5,000 0.1Hz Loop Response Alone 2,500 Loop response on this axis 4,000 2,000 3,000 Oscillator Drift 1,500 EEC1 Osc Drift (Variable Temp) 0.1Hz Loop Response Combo Response with 1.7Hz SyncE Combo Response with 7Hz SyncE 2,000 1,000 1 μs 1,000 0.1Hz Loop Response with BPF 500 - - 0.00 0.50 1.00 1.50 2.00 2.50 3.00 Time (s) First order PLL responses 24

Thank You Analog Mixed Signal Product Leadership in Growth Markets 25