Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here

Similar documents
Comparison of LNA Topologies for WiMAX Applications in a Standard 90-nm CMOS Process

A High-Gain, Low-Noise GHz Ultra-Wideband LNA in a 0.18μm CMOS

LOW POWER CMOS LNA FOR MULTI-STANDARD WIRELESS APPLICATIONS Vaithianathan.V 1, Dr.Raja.J 2, Kalimuthu.Y 3

Analysis of Active Feedback and its Influence on UWB Low Noise Amplifier

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

High Gain Low Noise Amplifier Design Using Active Feedback

Constant-Power CMOS LC Oscillators Using High-Q Active Inductors

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

Design technique of broadband CMOS LNA for DC 11 GHz SDR

High Q Active Inductors Apply in A 2.4GHz Bandpass Filter

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

Low Power Amplifier Design Using CMOS Active Inductor

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

Third Op.amp. Abstract. 1. Introduction. Treatment. electronically. respect to the. aharashtra, India. responses, gains, tion. A S A 0.

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

An 8mA, 3.8dB NF, 40dB Gain CMOS Front-End for GPS Applications

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Analog Integrated Circuits. Lecture 6: Noise Analysis

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

Design of a Magnetically Tunable Low Noise Amplifier in 0.13 um CMOS Technology

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

A 2.4 GHZ CMOS LNA INPUT MATCHING DESIGN USING RESISTIVE FEEDBACK TOPOLOGY IN 0.13µm TECHNOLOGY

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

A CMOS Multi-Output Cross-Coupled Gain-Boosting Current- Mode Integrator

1054 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 5, MAY 2009

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

International Journal of Pure and Applied Mathematics

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS

EE 435 Lecture 12. OTA circuits. Cascaded Amplifiers. -- Stability Issues. -- Two-Stage Op Amp Design

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

Cascode Current Mirror for a Variable Gain Stage in a 1.8 GHz Low Noise Amplifier (LNA)

High Gain CMOS UWB LNA Employing Thermal Noise Cancellation

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

CHAPTER 1 INTRODUCTION

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

A Gate-Leakage Insensitive 0.7-V 233-nW ECG Amplifier using Non-Feedback PMOS Pseudo-Resistors in m N-well CMOS

A high image rejection SiGe low noise amplifier using passive notch filter

A Compact GHz Ultra-Wideband Low-Noise Amplifier in 0.13-m CMOS Po-Yu Chang and Shawn S. H. Hsu, Member, IEEE

Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman

A New Architecture for Rail-to-Rail Input Constant-g m CMOS Operational Transconductance Amplifiers

A 3 8 GHz Broadband Low Power Mixer

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

PDm200 High Performance Piezo Driver

Realization of current-mode KHN-equivalent biquad filter using ZC-CFTAs and grounded capacitors

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

Design of a Low Noise Amplifier using 0.18µm CMOS technology

A CURRENT MIRROR BASED TWO STAGE CMOS CASCODE OP-AMP FOR HIGH FREQUENCY APPLICATION

Performance Analysis of a Low Power Low Noise 4 13 GHz Ultra Wideband LNA

Quiz2: Mixer and VCO Design

760 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 1.23 GHz

Novel MTM Patch Antenna for Broad-Band Portable Units

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

High IP3 Low-Noise Amplifier

MGA Low Noise Amplifier. Data Sheet. Features. Description. Applications. Surface Mount Package SOT-343 /4-lead SC70. Simplified Schematic

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

2005 IEEE. Reprinted with permission.

An up-conversion TV receiver front-end with noise canceling body-driven pmos common gate LNA and LC-loaded passive mixer

Design of reconfigurable multi-mode RF circuits

MGA Low Noise Amplifier. Data Sheet. 42x. Features. Description. Applications. Surface Mount Package SOT-343 /4-lead SC70. Simplified Schematic

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Design of a Wide Tuning-Range, High Swing Fully Differential CMOS VCO with a Differential Tunable Active Inductor

DESIGN OF SECOND ORDER BUTTERWORTH HIGHPASS FILTER USING CMOS TECHNOLOGY

Three Phase Inverter Simulation using Sinusoidal PWM Technique

Design of Wideband Low Noise Amplifier using Negative Feedback Topology for Motorola Application

A 2.1 to 4.6 GHz Wideband Low Noise Amplifier Using ATF10136

CMOS Design of Wideband Inductor-Less LNA

PAR4CR: THE DEVELOPMENT OF A NEW SDR-BASED PLATFORM TOWARDS COGNITIVE RADIO

ALTHOUGH zero-if and low-if architectures have been

THE rapid growth of portable wireless communication

A Low Power Integrated UWB Transceiver with Solar Energy Harvesting for Wireless Image Sensor Networks

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

TELETRONICS INTERNATIONAL

A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications

NEW WIRELESS applications are emerging where

DESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO

CMOS Fully Differential Feedforward-Regulated Folded Cascode Amplifier

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

Analysis of Low Noise Amplifier

Wide-Band Two-Stage GaAs LNA for Radio Astronomy

A Low Power Interference Robust IR-UWB Transceiver SoC for WBAN Applications

High Rejection BPF for WiMAX Applications from Silicon Integrated Passive Device Technology

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna

A DYNAMIC LATCHED COMPARATOR WITH BUILT-IN OFFSET CALIBRATION. Cui, Ji; Tani, Sadahiro; Ohara, Kenji; Hirai, Yusaku; Matsuoka, Toshimasa

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

Dual-mode Multiphase Sinusoidal Oscillator using CDBAs

A 5.2GHz RF Front-End

Transcription:

Copyriht 7 Year IEEE. eprinted from ISCAS 7 International Symposium on Circuits and Systems, 7-3 May 7. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertisin or promotional purposes or for creatin new collective works for resale or redistribution must be obtained from the IEEE by writin to pubs-permission@ieee.or.

A Multi-band CMOS Low Noise Amplifier for Multi-standard Wireless eceivers Chyuen-Wei An,, Yuanjin Zhen, Chun-Huat Hen Institute of Microelectronics, Sinapore, National University of Sinapore, Sinapore Abstract A novel multi-band low noise amplifier (LNA) that allows simultaneous reception of sinals from several wireless standards is desined and implemented usin a.8-µm CMOS technoloy. The circuit topoloy consists of a 3-stae wideband LNA and notch filters. The desined LNA can provide concurrent three bands over.93~.8 GHz with measured ain (S) of ~4 db, input reflection ratio (S) of -3~-7 db, noise fiure (NF) of 4.4~4.78 db, and 3 rd order input intercept point (IIP3) of -.3~-.4dBm respectively. In addition, a minimum 8 db of interband ain suppression is achieved. This work has achieved a better fiure of merit (FOM) than other related works, in terms of ain, noise fiure and power consumption trade-offs. I. INTODUCTION ecent developments in wireless communication have resulted in many widely adopted wireless standards, with each caterin to different needs dependin on their data rates, operatin rane, bandwidth requirement and carrier frequency. Althouh multi-band transceivers have been introduced, they mainly focus on band switchin which forbid the concurrent operation of various standards []. It is desirable to provide true multi-band transceiver where various wireless standards can operate simultaneously to extend its functionalities []. One of the key buildin blocks for multi-band transceiver is the low noise amplifier (LNA). There are three ways of implementin a multi-band LNA. The simplest way is to use a separate LNA for each standard, resultin in larer die area, hiher cost and power. The second alternative is to desin a wideband LNA [3], [4]. Althouh it offers the benefits of smaller area and power, the sensitivity suffers severely with lare out-of-band unwanted blocker due to the non-linearity of the transistor. The last method is the concurrent dual-band LNA [] that offers better trade-off between area, power and sensitivity. In this paper, the idea of concurrent LNA is adopted and extended beyond dual-band. A new circuit topoloy suitable for the multi-band implementation over a wide frequency band is also proposed. The list of standards for the multi-band LNA in this work is shown in Table I. The standards are rouped into bands based on their carrier frequencies to determine the number of notches required and their correspondin inter-band notch frequencies. In Section II, the circuit of the multi-band LNA is first discussed, followed by analysis on the ain, noise and impedance matchin of the desin in Section III. The experimental results are reported in Section IV. The conclusion is iven in Section V. Frequency Band TABLE I FEQUENCY BANDS Wireless Standard II. CICUIT DESIGN Frequency Spectrum (MHz) GSM 93 ~ 96 DCS-8 8 ~ 8 DECT 88 ~ 897 PCS-9 93 ~ 96 WCDMA ~ 7 WLAN (8.b/) 4 ~ 483 Bluetooth (8.FH) 4 ~ 483 3 WLAN (8.a) ~ 8 Notch filter can be embedded in a wideband LNA circuit to achieve multi-band operation [], [6]. The wideband LNA is employed to provide desired ain over a wide frequency spectrum. The notch filters are then used to achieve inter-band ain suppression to reject lare unwanted out-of-band blockers. The wideband LNA is desined to provide a relatively flat ain from.93~.8 GHz and the chosen topoloy is shown in Fi.. The LNA consists of three cascaded staes. The first two staes are common source amplifiers with shunt feedback throuh a source follower [3], whereas the last stae is an inductively deenerated common source amplifier with an input LC ladder network [4]. Each stae of the cascade serves a different purpose. The first stae with moderate ain is introduced to improve the overall system noise fiure without severely affectin the sensitivity. The notch filters are only embedded in the last two staes to remove the lare unwanted out-of-band blockers so that the noisy active Q enhancement circuit would not impact the overall noise fiure. The inductors and capacitors used for the resonant networks have been well characterized from previous fabrication. The overall ain is distributed amon the three staes after careful trade-off between the sensitivity and noise fiure requirement. For the first stae, low noise fiure and ood input impedance matchin can be achieved simultaneously as the optimization of the noise fiure and the impedance matchin are separately controlled by transistors M and M [3]. For the last stae, cascode transistor M 6 is employed to improve the reverse isolation. In addition, an embedded LC ladder network is placed at its input for band shapin purposes by havin steeper roll-off at both the lower and upper cut-off frequencies [4]. -444-9-7/7 $. 7 IEEE. 8

Fi.. Schematic of multi-band multi-mode LNA (a wideband LNA with notch filters connected to nodes X and Y). The notch filter in Fi. is connected to node X in Fi.. It is used to create a notch at the frequency between the first bands []. At resonance (formed by C 7, L and varactor V ), the filter provides a low impedance path to round and thus reduces the sinal amplitude at the output of the second stae. This creates a notch in the ain. A sinle-ended PMOS Q enhancement circuit (M 8, M 9 and I s4 ) introduces neative resistance to cancel the on-chip resistive losses of L. The notch filter in Fi. 3 is connected to node Y in Fi. and forms a notch at the frequency between band and 3. The idea is similar to [6] but uses only one Q enhancement network. The series LC network is formed by C 8, L, C s of M, C, and varactors V and V 3. M provides the neative resistance needed to improve the quality factor of the on-chip inductor. boostin is employed to introduce an additional zero (s = - /L 9 ) to extend the bandwidth. L 9 also enerates an unwanted spurious resonance with C out, which has to be kept out-of-band [4]. Within III. CICUIT ANALYSIS Fi.. Schematic of notch filter connected to node X. A. Gain Analysis The ain of the first stae is shown as follows: ( sl G = + D )[ s ( ) ] m L C s + s m + m L C s m. () s C ( L + L ) + s( C + L ) + s The ain equation of the second stae can be obtained by replacin () with a different set of parameters. The inductor L introduced an additional zero (s = - D /L ) to help improve the amplifier bandwidth. It is worth notin that () reduces to the ain equation in [3] at low frequencies. The ain of the last stae is as follows [4]: s D m G sl + 9 m m 7 ext 3 = () scs W ( s) + sc out + s L9Cout + m 7 ext where W (s) is the impedance of the embedded LC ladder network, C out = C db6 +C d7 and ext = Ω. Similar inductor Fi. 3. Schematic of notch filter connected to node Y. 83

the network W (s), L 6 and C determine the lower cut-off frequency whereas L and C 6 determine the upper cut-off frequency [7]. B. Input Matchin The real part of the input impedance of the first stae amplifier is iven by: Z in = m m { G ω L[ C ( G ω [ C ) s s C C s s ( G )]}. (3) ( G )] At low frequencies, (3) reduces to the impedance shown in [3]. L and m are chosen to match the source resistance of Ω within the desired band without affectin the ain (G ) and noise. C. Noise Analysis As the first stae limits the overall achievable noise fiure, it is analyzed in detail as follows [3]: F = + + + m D γ γ + 4m 4( ) S + m D m Is Sγ Is D + + 4 4S ( + m ) D where γ, γ, γ Is are the noise factors of M, M and M Is (where M Is is the transistor representin the current source I s ). Based on (4), the overall noise can be reduced by maximizin m, and minimizin mis. The chosen shunt feedback confiuration allows the separate optimization of noise performance and impedance matchin, throuh m and m respectively. The detailed noise analysis of the third stae can be found in [4]. Since its noise component is further suppressed by the ain of the first two staes, its noise performance can be trade-off with the desired ain, sensitivity and band shapin of the third stae. IV. MEASUEMENT ESULTS The proposed circuit was implemented usin Chartered s.8-µm CMOS technoloy and it operates under a.8-v supply. The simulated and measured ain (S) and input reflection coefficient (S) of the LNA are shown in Fi. 4. The measured ain in band (93~96 MHz), band (.8~.483 GHz), and band 3 (.~.8 GHz) are 7~9 db, 6~4 db, and ~3 db respectively. The measured and the simulated S for band aree well with each other. As for band and band 3, the measured S is 4 db less than the simulated fiure. This may be due to the discrepancy between the predicted and the actual quality factor of the inductors at these frequency bands, which reduces the overall achievable ain. A minimum 8 db of inter-band ain suppression is obtained. The lower inter-band ain suppression is due to the low Q factor of the active notch filters. S values of -3~-7 db, coverin frequencies from 9 MHz to 6 GHz, are achieved and it matches well with the simulation. The measured noise fiure shown in Fi. is about 4.4~4.78 db within the bands and is about db hiher than the simulated fiure. The lower LNA (4) 84 Fi. 4. Measured and simulated ain (S) and input reflection coefficient (S). Noise Fiure [db] 8 6 4 Measured Simulated 3 4 6 7 Frequency [GHz] Fi.. Measured and simulated noise fiure. ain obtained and the inductor Q factor could be responsible for this increase in the measured noise fiure. The resultin thirdorder input intercept point (IIP3) and -db compression point usin two tone test (94 and 9 MHz) are shown in Fi. 6. The IIP3 of -.8 dbm and -db compression point of -3.7 dbm are obtained. The die photo, shown in Fi. 7, occupied.7. mm (excludin pads). The performance parameters for different carrier frequencies and its comparison with other works are summarized in Table II. Our desin has achieved much hiher ain than the other desins at the cost of hiher power. The amplifier stae has been over-desined for hih ain with lare transconductance (hih current) in this work. The current can be further reduced by either usin a larer output resistance or a larer transistor sizin to keep the same ain. For fair comparison, a fiure of merit (FOM) introduced in [8] is adopted and the calculated value is also tabulated in Table II: S FOM =. () ( NF ) Power[ mw ] Based on the calculated FOM, our LNA performs better than all other related works for the two hiher frequency bands (> GHz) except for []. For band (< GHz), our work also out performs [3], the only other amplifier that covers the similar band in the comparison. It should be pointed out that althouh [] achieves the best performance due to its narrow band tune amplifier architecture, the architecture is not easily extendable to multi-band operation over a wider frequency spectrum. On the

4 Output Power - -4-3 - - - Input Power Fi. 6. Measured two-tone test at 94 MHz (Band ). Fi. 7. Die Photo other hand, our LNA can provide out-of-band unwanted blocker suppression for improved sensitivity compared to the simple wideband architecture in [3] and [4]. The lower IIP3 performance is due to the hiher achievable ain of the LNA, which has been over-desined. Thus, IIP3 can be improved on by reducin the ain. The.3-µm technoloy employed by [], which allows hiher operatin voltae, also results in better linearity performance, while [3] has achieved better linearity at the expense of hih power consumption. Also, [] has achieved a better noise fiure due to the use of the common source with inductor deeneration confiuration. However, it is only suitable for narrowband desins. The proposed method in this paper can be easily extended to create more bands. -4-6 -8 - - -4 V. CONCLUSION A multi-band multi-mode LNA suitable for concurrent application has been proposed. It employs a 3-stae wideband LNA with notch filters. The concept has been successfully demonstrated over three bands coverin a wide frequency spectrum for various wireless standards in.8-µm CMOS technoloy. A ain of ~4 db, noise fiure of 4.4~4.78 db and IIP3 of -.3~-.4 dbm are achieved for all three bands in this desin with a minimum inter-band ain suppression of 8 db. EFEENCES [] S. Wu, and B. azavi, A 9-MHz/.8-GHz CMOS receiver for dual-band applications, IEEE Journal of Solid-State Circuits, vol. 33, pp. 78-8, December 998. [] H. Hashemi, and A. Hajimiri, Concurrent multiband low-noise amplifiers theory, desin, and applications, IEEE Transactions On Microwave Theory and Techniques, vol., no., pp. 88-3, January. [3] S. Andersson, C. Svensson, and O. Drue, Wideband LNA for a multistandard wireless receiver in.8 µm CMOS, Proceedins of the 9th European Solid-State Circuits Conference 3 (ESSCIC '3), pp. 6-68, September 3. [4] A. Bevilacqua, and A. M. Niknejad, An ultrawideband CMOS low-noise amplifier for 3.-.6GHz wireless receivers, IEEE Journal of Solid-State Circuits, vol. 39, no., pp. 9-68, December 4. []. A. Baki and M. N. El-Gamal, A.V multiiahertz CMOS tunable imae reject notch filter, The 4th International Conference on Microelectronics (ICM), pp. 44-47, December. [6] S. J. Won, Y. J. Zhen, X. J. Tu and Y. Xu, A novel.4ghz CMOS interated LNA/notch filter with 6dB of imae rejection, Proceedins of the th IEEE International Symposium on Interated Circuits, Devices & Systems 4, F4_89D, Sinapore. [7] A. Ismail and A. A. Abidi, A 3--GHz low-noise amplifier with wideband LC-ladder matchin network, IEEE Journal of Solid- State Circuits, vol. 39, no., pp. 69-77, December 4. [8] G. Gramena, M. Paparo, P. G. Erratico and P. De Vita, A sub-- db NF±.3-kV ESD-Protected 9-MHz CMOS LNA, IEEE Journal of Solid-State Circuits, vol. 36, no. 7, pp. -7, July. TABLE II PEFOMANCE SUMMAY AND COMPAISON WITH PEVIOUSLY PUBLISHED LNAS S ef. CMOS Process Frequency max NF min S max IIP3 Power FOM [db] [db] [db] [dbm] [mw] [/mw].4 GHz 4.3 -.7 [].3-µm. GHz. 4. -.6.33 [3].8-µm ~7 GHz 3. 3.7-7. -4.7 7.4.8-µm 3.~.6 9.3 4. -9.9-6.7. standard GHz [4] 9.8-µm twinwell 3.~.6.4 4. -9.4-8.8.3 GHz This Work.8-µm 94 MHz 8 4.6-7 -.8.3.4 GHz 4 4.43 - -.3 3.4.8. GHz 3 4.4 - -4.7. 8